Commit c88657c4 authored by Fabrizio Castro's avatar Fabrizio Castro Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a774b1: Add all MSIOF nodes 



Add the device nodes for all MSIOF SPI controllers on the RZ/G2N
SoC (a.k.a. r8a774b1).

Signed-off-by: default avatarFabrizio Castro <fabrizio.castro@bp.renesas.com>
Link: https://lore.kernel.org/r/1570178133-21532-6-git-send-email-fabrizio.castro@bp.renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 7213aea4

arch/arm64/boot/dts/renesas/r8a774b1.dtsi

+62 −0
Original line number Diff line number Diff line
@@ -1115,6 +1115,68 @@ 
			status = "disabled";

		};



		msiof0: spi@e6e90000 {

			compatible = "renesas,msiof-r8a774b1",

				     "renesas,rcar-gen3-msiof";

			reg = <0 0xe6e90000 0 0x0064>;

			interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 211>;

			dmas = <&dmac1 0x41>, <&dmac1 0x40>,

			       <&dmac2 0x41>, <&dmac2 0x40>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			resets = <&cpg 211>;

			#address-cells = <1>;

			#size-cells = <0>;

			status = "disabled";

		};



		msiof1: spi@e6ea0000 {

			compatible = "renesas,msiof-r8a774b1",

				     "renesas,rcar-gen3-msiof";

			reg = <0 0xe6ea0000 0 0x0064>;

			interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 210>;

			dmas = <&dmac1 0x43>, <&dmac1 0x42>,

			       <&dmac2 0x43>, <&dmac2 0x42>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			resets = <&cpg 210>;

			#address-cells = <1>;

			#size-cells = <0>;

			status = "disabled";

		};



		msiof2: spi@e6c00000 {

			compatible = "renesas,msiof-r8a774b1",

				     "renesas,rcar-gen3-msiof";

			reg = <0 0xe6c00000 0 0x0064>;

			interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 209>;

			dmas = <&dmac0 0x45>, <&dmac0 0x44>;

			dma-names = "tx", "rx";

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			resets = <&cpg 209>;

			#address-cells = <1>;

			#size-cells = <0>;

			status = "disabled";

		};



		msiof3: spi@e6c10000 {

			compatible = "renesas,msiof-r8a774b1",

				     "renesas,rcar-gen3-msiof";

			reg = <0 0xe6c10000 0 0x0064>;

			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 208>;

			dmas = <&dmac0 0x47>, <&dmac0 0x46>;

			dma-names = "tx", "rx";

			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;

			resets = <&cpg 208>;

			#address-cells = <1>;

			#size-cells = <0>;

			status = "disabled";

		};



		rcar_sound: sound@ec500000 {

			reg = <0 0xec500000 0 0x1000>, /* SCU */

			      <0 0xec5a0000 0 0x100>,  /* ADG */

CRA Git | Maintained and supported by SUSTech CRA and CCSE