ARM: dts: add DT for Alphascale ASM9260 SoC (c878eb62) · Commits · 戴 / test

arch/arm/boot/dts/Makefile

+1 −1

Original line number	Diff line number	Diff line
		@@ -555,7 +555,7 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += mt6589-aquaris5.dtb \
		mt6592-evb.dtb \
		mt8127-moose.dtb \
		mt8135-evbp1.dtb

		dtb-$(CONFIG_MACH_ASM9260) += alphascale-asm9260-devkit.dtb
		endif

		always := $(dtb-y)

0 → 100644

+13 −0

Original line number	Diff line number	Diff line
		/*
		* Copyright 2014 Oleksij Rempel <linux@rempel-privat.de>
		*
		* Licensed under the X11 license or the GPL v2 (or later)
		*/

		/dts-v1/;
		#include "alphascale-asm9260.dtsi"

		/ {
		model = "Alphascale asm9260 Development Kit";
		compatible = "alphascale,asm9260devkit", "alphascale,asm9260";
		};

0 → 100644

+63 −0

Original line number	Diff line number	Diff line
		/*
		* Copyright 2014 Oleksij Rempel <linux@rempel-privat.de>
		*
		* Licensed under the X11 license or the GPL v2 (or later)
		*/

		#include "skeleton.dtsi"
		#include <dt-bindings/clock/alphascale,asm9260.h>

		/ {
		interrupt-parent = <&icoll>;

		memory {
		device_type = "memory";
		reg = <0x20000000 0x2000000>;
		};

		cpus {
		#address-cells = <0>;
		#size-cells = <0>;

		cpu {
		compatible = "arm,arm926ej-s";
		device_type = "cpu";
		clocks = <&acc CLKID_SYS_CPU>;
		};
		};

		osc24m: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24000000>;
		clock-accuracy = <30000>;
		};

		soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;

		acc: clock-controller@80040000 {
		compatible = "alphascale,asm9260-clock-controller";
		#clock-cells = <1>;
		clocks = <&osc24m>;
		reg = <0x80040000 0x204>;
		};

		icoll: interrupt-controller@80054000 {
		compatible = "alphascale,asm9260-icoll";
		interrupt-controller;
		#interrupt-cells = <1>;
		reg = <0x80054000 0x200>;
		};

		timer0: timer@80088000 {
		compatible = "alphascale,asm9260-timer";
		reg = <0x80088000 0x4000>;
		clocks = <&acc CLKID_AHB_TIMER0>;
		interrupts = <29>;
		};
		};
		};