Commit c7e48e1e authored by Sonic Zhang's avatar Sonic Zhang Committed by Bob Liu
Browse files

bfin: pm: add deepsleep for bf60x 



Add add deepsleep for bf60x.
1. Call DMC init functions to enter and exit DDR self refresh mode.
2. Wait till CGU PLL is locked after wake up and exit DDR self refresh mode.
3. Make asessembly function enter_deepsleep comply with C funtion ABI in
order to call other C functions.
4. Switch kernel stack by register EX_SCRATCH_REG.

Signed-off-by: default avatarSonic Zhang <sonic.zhang@analog.com>
Signed-off-by: default avatarBob Liu <lliubbo@gmail.com>
parent a5b4d4be

arch/blackfin/include/asm/context.S

+9 −0
Original line number Diff line number Diff line
@@ -396,3 +396,12 @@ 
	call \func;

#endif

.endm



#if defined(CONFIG_BFIN_SCRATCH_REG_RETN)

# define EX_SCRATCH_REG RETN

#elif defined(CONFIG_BFIN_SCRATCH_REG_RETE)

# define EX_SCRATCH_REG RETE

#else

# define EX_SCRATCH_REG CYCLES

#endif

arch/blackfin/mach-bf609/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -3,4 +3,4 @@ 
#



obj-y := dma.o clock.o

obj-$(CONFIG_PM) += pm.o hibernate.o
 
obj-$(CONFIG_PM) += pm.o dpm.o

arch/blackfin/mach-bf609/hibernate.S→arch/blackfin/mach-bf609/dpm.S

+155 −0
Original line number Diff line number Diff line
@@ -2,6 +2,8 @@ 
#include <asm/blackfin.h>

#include <asm/dpmc.h>



#include <asm/context.S>



#define PM_STACK   (COREA_L1_SCRATCH_START + L1_SCRATCH_LENGTH - 12)



.section .l1.text
@@ -30,7 +32,95 @@ ENTRY(_enter_hibernate) 
	[P0] = R3;



	SSYNC;

ENDPROC(_enter_hibernate_mode)

ENDPROC(_enter_hibernate)



/* DPM wake up interrupt won't wake up core on bf60x if its core IMASK

 * is disabled. This behavior differ from bf5xx serial processor.

 */

ENTRY(_dummy_deepsleep)

	[--sp] = SYSCFG;

	[--sp] = (R7:0,P5:0);

	cli r0;



	/* get wake up interrupt ID */

	P0.l = LO(SEC_SCI_BASE + SEC_CSID);

	P0.h = HI(SEC_SCI_BASE + SEC_CSID);

	R0 = [P0];



	/* ACK wake up interrupt in SEC */

	P1.l = LO(SEC_END);

	P1.h = HI(SEC_END);



	[P1] = R0;

	SSYNC;



	/* restore EVT 11 entry */

	p0.h = hi(EVT11);

	p0.l = lo(EVT11);

	p1.h = _evt_evt11;

	p1.l = _evt_evt11;



	[p0] = p1;

	SSYNC;



	(R7:0,P5:0) = [sp++];

	SYSCFG = [sp++];

	RTI;

ENDPROC(_dummy_deepsleep)



ENTRY(_enter_deepsleep)

	LINK 0x0;

	[--sp] = (R7:0,P5:0);



	/* Change EVT 11 entry to dummy handler for wake up event */

	p0.h = hi(EVT11);

	p0.l = lo(EVT11);

	p1.h = _dummy_deepsleep;

	p1.l = _dummy_deepsleep;



	[p0] = p1;



	P0.H = HI(PM_STACK);

	P0.L = LO(PM_STACK);



	EX_SCRATCH_REG = SP;

	SP = P0;



	SSYNC;



	/* should put ddr to self refresh mode before sleep */

	call _bf609_ddr_sr;



	/* Set DPM controller to deep sleep mode */

	P0.H = HI(DPM0_CTL);

	P0.L = LO(DPM0_CTL);

	R3.H = HI(0x00000008);

	R3.L = LO(0x00000008);

	[P0] = R3;

	CSYNC;



	/* Enable evt 11 in IMASK before idle, otherwise core doesn't wake up. */

	r0.l = 0x800;

	r0.h = 0;

	sti r0;

	SSYNC;



	/* Fall into deep sleep in idle*/

	idle;

	SSYNC;



	/* Restore PLL after wake up from deep sleep */

	call _bf609_resume_ccbuf;



	/* turn ddr out of self refresh mode */

	call _bf609_ddr_sr_exit;



	SP = EX_SCRATCH_REG;



	(R7:0,P5:0) = [SP++];

	UNLINK;

	RTS;

ENDPROC(_enter_deepsleep)



.section .text

ENTRY(_bf609_hibernate)

arch/blackfin/mach-bf609/include/mach/pm.h

+3 −3
Original line number Diff line number Diff line
@@ -11,9 +11,9 @@ 


#include <linux/suspend.h>



int bfin609_pm_enter(suspend_state_t state);

int bf609_pm_prepare(void);

void bf609_pm_finish(void);

extern int bfin609_pm_enter(suspend_state_t state);

extern int bf609_pm_prepare(void);

extern void bf609_pm_finish(void);



void bf609_hibernate(void);

void bfin_sec_raise_irq(unsigned int sid);

arch/blackfin/mach-bf609/pm.c

+29 −51
Original line number Diff line number Diff line
@@ -18,6 +18,7 @@ 
#include <asm/pm.h>

#include <mach/pm.h>

#include <asm/blackfin.h>

#include <asm/mem_init.h>



/***********************************************************/

/*                                                         */
@@ -132,60 +133,30 @@ void bfin_cpu_suspend(void) 
}



__attribute__((l1_text))

void bfin_deepsleep(unsigned long mask)

void bf609_ddr_sr(void)

{

	uint32_t dpm0_ctl;



	bfin_write32(DPM0_WAKE_EN, 0x10);

	bfin_write32(DPM0_WAKE_POL, 0x10);

	dpm0_ctl = 0x00000008;

	bfin_write32(DPM0_CTL, dpm0_ctl);

	SSYNC();

	__asm__ __volatile__( \

			".align 8;" \

			"idle;" \

			: : \

			);

#ifdef CONFIG_BFIN_PM_WAKEUP_TIME_BENCH

	__asm__ __volatile__(

		"R0 = 0;"

		"CYCLES = R0;"

		"CYCLES2 = R0;"

		"R0 = SYSCFG;"

		"BITSET(R0, 1);"

		"SYSCFG = R0;"

		: : : "R0"

	);

#endif



	dmc_enter_self_refresh();

}



__attribute__((l1_text))

void bf609_ddr_sr(void)

void bf609_ddr_sr_exit(void)

{

	uint32_t reg;



	reg = bfin_read_DMC0_CTL();

	reg |= 0x8;

	bfin_write_DMC0_CTL(reg);

	dmc_exit_self_refresh();



	while (!(bfin_read_DMC0_STAT() & 0x8))

	/* After wake up from deep sleep and exit DDR from self refress mode,

	 * should wait till CGU PLL is locked.

	 */

	while (bfin_read32(CGU0_STAT) & CLKSALGN)

		continue;

}



__attribute__((l1_text))

void bf609_ddr_sr_exit(void)

void bf609_resume_ccbuf(void)

{

	uint32_t reg;

	while (!(bfin_read_DMC0_STAT() & 0x1))

		continue;



	reg = bfin_read_DMC0_CTL();

	reg &= ~0x8;

	bfin_write_DMC0_CTL(reg);

	bfin_write32(DPM0_CCBF_EN, 3);

	bfin_write32(DPM0_CTL, 2);



	while ((bfin_read_DMC0_STAT() & 0x8))

		continue;

	while ((bfin_read32(DPM0_STAT) & 0xf) != 1);

}



__attribute__((l1_text))
@@ -208,6 +179,17 @@ void bfin_hibernate_syscontrol(void) 
#else

# define SIC_SYSIRQ(irq)	((irq) - IVG15)

#endif

asmlinkage void enter_deepsleep(void);



__attribute__((l1_text))

void bfin_deepsleep(unsigned long mask)

{

	bfin_write32(DPM0_WAKE_EN, 0x10);

	bfin_write32(DPM0_WAKE_POL, 0x10);

	SSYNC();

	enter_deepsleep();

}



void bfin_hibernate(unsigned long mask)

{

	bfin_write32(DPM0_WAKE_EN, 0x10);
@@ -215,8 +197,6 @@ void bfin_hibernate(unsigned long mask) 
	bfin_write32(DPM0_PGCNTR, 0x0000FFFF);

	bfin_write32(DPM0_HIB_DIS, 0xFFFF);



	printk(KERN_DEBUG "hibernate: restore %x pgcnt %x\n", bfin_read32(DPM0_RESTORE0), bfin_read32(DPM0_PGCNTR));



	bf609_hibernate();

}
@@ -294,6 +274,7 @@ void bf609_cpu_pm_enter(suspend_state_t state) 
	else {

		bfin_hibernate(wakeup);

	}



}



int bf609_cpu_pm_prepare(void)
@@ -320,21 +301,18 @@ static irqreturn_t test_isr(int irq, void *dev_id) 


static irqreturn_t dpm0_isr(int irq, void *dev_id)

{

	uint32_t wake_stat;



	wake_stat = bfin_read32(DPM0_WAKE_STAT);

	printk(KERN_DEBUG "enter %s wake stat %08x\n", __func__, wake_stat);



	bfin_write32(DPM0_WAKE_STAT, wake_stat);

	bfin_write32(DPM0_WAKE_STAT, bfin_read32(DPM0_WAKE_STAT));

	bfin_write32(CGU0_STAT, bfin_read32(CGU0_STAT));

	return IRQ_HANDLED;

}

#endif



static int __init bf609_init_pm(void)

{

	int irq;

	int error;



#if CONFIG_PM_BFIN_WAKE_PE12

#ifdef CONFIG_PM_BFIN_WAKE_PE12

	irq = gpio_to_irq(GPIO_PE12);

	if (irq < 0) {

		error = irq;

CRA Git | Maintained and supported by SUSTech CRA and CCSE