Commit c7b23bcb authored by Florian Fainelli's avatar Florian Fainelli
Browse files

ARM: dts: Cygnus: Fix most DTC W=1 warnings 



Fix the bulk of the unit_address_vs_reg warnings and unnecessary
\#address-cells/#size-cells without "ranges" or child "reg" property

Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 4cf2b6ab

arch/arm/boot/dts/bcm-cygnus-clock.dtsi

+6 −6
Original line number Diff line number Diff line
@@ -42,7 +42,7 @@ clocks { 
	};



	/* Cygnus ARM PLL */

	armpll: armpll {

	armpll: armpll@19000000 {

		#clock-cells = <0>;

		compatible = "brcm,cygnus-armpll";

		clocks = <&osc>;
@@ -67,7 +67,7 @@ clocks { 
		clock-mult = <1>;

	};



	genpll: genpll {

	genpll: genpll@301d000 {

		#clock-cells = <1>;

		compatible = "brcm,cygnus-genpll";

		reg = <0x0301d000 0x2c>, <0x0301c020 0x4>;
@@ -94,7 +94,7 @@ clocks { 
		clock-mult = <1>;

	};



	lcpll0: lcpll0 {

	lcpll0: lcpll0@301d02c {

		#clock-cells = <1>;

		compatible = "brcm,cygnus-lcpll0";

		reg = <0x0301d02c 0x1c>, <0x0301c020 0x4>;
@@ -103,7 +103,7 @@ clocks { 
				     "usb_phy", "smart_card", "ch5";

	};



	mipipll: mipipll {

	mipipll: mipipll@180a9800 {

		#clock-cells = <1>;

		compatible = "brcm,cygnus-mipipll";

		reg = <0x180a9800 0x2c>, <0x0301c020 0x4>, <0x180aa024 0x4>;
@@ -113,7 +113,7 @@ clocks { 
				     "ch5_unused";

	};



	asiu_clks: asiu_clks {

	asiu_clks: asiu_clks@301d048 {

		#clock-cells = <1>;

		compatible = "brcm,cygnus-asiu-clk";

		reg = <0x0301d048 0xc>, <0x180aa024 0x4>;
@@ -122,7 +122,7 @@ clocks { 
		clock-output-names = "keypad", "adc/touch", "pwm";

	};



	audiopll: audiopll {

	audiopll: audiopll@180aeb00 {

		#clock-cells = <1>;

		compatible = "brcm,cygnus-audiopll";

		reg = <0x180aeb00 0x68>;

arch/arm/boot/dts/bcm-cygnus.dtsi

+3 −3
Original line number Diff line number Diff line
@@ -45,7 +45,7 @@ 
		ethernet0 = &eth0;

	};



	memory {

	memory@0 {

		device_type = "memory";

		reg = <0 0>;

	};
@@ -69,7 +69,7 @@ 
		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;

	};



	core {

	core@19000000 {

		compatible = "simple-bus";

		ranges = <0x00000000 0x19000000 0x1000000>;

		#address-cells = <1>;
@@ -91,7 +91,7 @@ 
			      <0x20100 0x100>;

		};



		L2: l2-cache {

		L2: l2-cache@22000 {

			compatible = "arm,pl310-cache";

			reg = <0x22000 0x1000>;

			cache-unified;

arch/arm/boot/dts/bcm911360_entphn.dts

+0 −2
Original line number Diff line number Diff line
@@ -49,8 +49,6 @@ 


	gpio_keys {

		compatible = "gpio-keys";

		#address-cells = <1>;

		#size-cells = <0>;



		hook {

			label = "HOOK";

CRA Git | Maintained and supported by SUSTech CRA and CCSE