Commit c4d877c1 authored by Russell King's avatar Russell King
Browse files

ARM: mmci: avoid unnecessary switch to data available PIO interrupts 



We don't need to switch to data available interrupts if there's at
least half a FIFO depth worth of data remaining, as we'll still get
the FIFO half full interrupt.  Keep this interrupt masked off until
we have less than half the FIFO depth worth of data remaining.

Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent 7d7aa23c

drivers/mmc/host/mmci.c

+7 −6
Original line number Diff line number Diff line
@@ -224,10 +224,11 @@ static void mmci_start_data(struct mmci_host *host, struct mmc_data *data) 
		irqmask = MCI_RXFIFOHALFFULLMASK;



		/*

		 * If we have less than a FIFOSIZE of bytes to transfer,

		 * trigger a PIO interrupt as soon as any data is available.

		 * If we have less than the fifo 'half-full' threshold to

		 * transfer, trigger a PIO interrupt as soon as any data

		 * is available.

		 */

		if (host->size < variant->fifosize)

		if (host->size < variant->fifohalfsize)

			irqmask |= MCI_RXDATAAVLBLMASK;

	} else {

		/*
@@ -502,10 +503,10 @@ static irqreturn_t mmci_pio_irq(int irq, void *dev_id) 
	local_irq_restore(flags);



	/*

	 * If we're nearing the end of the read, switch to

	 * "any data available" mode.

	 * If we have less than the fifo 'half-full' threshold to transfer,

	 * trigger a PIO interrupt as soon as any data is available.

	 */

	if (status & MCI_RXACTIVE && host->size < variant->fifosize)

	if (status & MCI_RXACTIVE && host->size < variant->fifohalfsize)

		mmci_set_mask1(host, MCI_RXDATAAVLBLMASK);



	/*

CRA Git | Maintained and supported by SUSTech CRA and CCSE