Commit c41e672d authored Apr 14, 2019 by Weihang Li Committed by David S. Miller Apr 14, 2019

net: hns3: set dividual reset level for all RAS and MSI-X errors



According to hardware description, reset level that should be
triggered are not consistent in a module. For example, in SSU
common errors, the first two bits has no need to do reset,
but the other bits need global reset.

This patch sets separate reset level for all RAS and MSI-X
interrupts by adding a reset_lvel field in struct hclge_hw_error,
and fixes some incorrect reset level.

Signed-off-by: Weihang Li <liweihang@hisilicon.com>
Signed-off-by: Peng Li <lipeng321@huawei.com>
Signed-off-by: Huazhong Tan <tanhuazhong@huawei.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

parent 1a49f3c6

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c

+617 −339

File changed.

Preview size limit exceeded, changes collapsed.

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.h

+1 −0

Original line number	Diff line number	Diff line
		@@ -112,6 +112,7 @@ struct hclge_hw_blk {
		struct hclge_hw_error {
		u32 int_msk;
		const char *msg;
		enum hnae3_reset_type reset_level;
		};

		int hclge_hw_error_set_state(struct hclge_dev *hdev, bool state);

Admin message