Commit c3ed3877 authored by Arindam Nath's avatar Arindam Nath Committed by Chris Ball
Browse files

mmc: sdhci: add support for programmable clock mode 



Host Controller v3.00 supports programmable clock mode as an optional
feature. The support for this mode is indicated by non-zero value in
bits 48-55 of the Capabilities register. If supported, the actual
value of Clock Multiplier is one more than the value provided in the
bit fields. We only set Clock Generator Select (bit 5) and SDCLK
Frequency Select (bits 8-15) of the Clock Control register in case
Preset Value Enable is not set, otherwise these fields are automatically
set by the Host Controller based on the UHS mode selected. Also, since
the maximum and minimum clock frequency in this mode can be
(Base Clock * Clock Mul) and (Base Clock * Clock Mul)/1024 respectively,
f_max and f_min have been recalculated to reflect this change.

Tested by Zhangfei Gao with a Toshiba uhs card and general hs card,
on mmp2 in SDMA mode.

Signed-off-by: default avatarArindam Nath <arindam.nath@amd.com>
Reviewed-by: default avatarPhilip Rakity <prakity@marvell.com>
Tested-by: default avatarPhilip Rakity <prakity@marvell.com>
Acked-by: default avatarZhangfei Gao <zhangfei.gao@marvell.com>
Signed-off-by: default avatarChris Ball <cjb@laptop.org>
parent 4d55c5a1

drivers/mmc/host/sdhci.c

+66 −15
Original line number Original line Diff line number Diff line
@@ -1013,8 +1013,8 @@ static void sdhci_finish_command(struct sdhci_host *host) 




static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)

static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)

{

{

	int div;

	int div = 0; /* Initialized for compiler warning */

	u16 clk;

	u16 clk = 0;

	unsigned long timeout;

	unsigned long timeout;





	if (clock == host->clock)

	if (clock == host->clock)
@@ -1032,25 +1032,56 @@ static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock) 
		goto out;

		goto out;





	if (host->version >= SDHCI_SPEC_300) {

	if (host->version >= SDHCI_SPEC_300) {

		/*

		 * Check if the Host Controller supports Programmable Clock

		 * Mode.

		 */

		if (host->clk_mul) {

			u16 ctrl;



			/*

			 * We need to figure out whether the Host Driver needs

			 * to select Programmable Clock Mode, or the value can

			 * be set automatically by the Host Controller based on

			 * the Preset Value registers.

			 */

			ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);

			if (!(ctrl & SDHCI_CTRL_PRESET_VAL_ENABLE)) {

				for (div = 1; div <= 1024; div++) {

					if (((host->max_clk * host->clk_mul) /

					      div) <= clock)

						break;

				}

				/*

				 * Set Programmable Clock Mode in the Clock

				 * Control register.

				 */

				clk = SDHCI_PROG_CLOCK_MODE;

				div--;

			}

		} else {

			/* Version 3.00 divisors must be a multiple of 2. */

			/* Version 3.00 divisors must be a multiple of 2. */

			if (host->max_clk <= clock)

			if (host->max_clk <= clock)

				div = 1;

				div = 1;

			else {

			else {

			for (div = 2; div < SDHCI_MAX_DIV_SPEC_300; div += 2) {

				for (div = 2; div < SDHCI_MAX_DIV_SPEC_300;

				     div += 2) {

					if ((host->max_clk / div) <= clock)

					if ((host->max_clk / div) <= clock)

						break;

						break;

				}

				}

			}

			}

			div >>= 1;

		}

	} else {

	} else {

		/* Version 2.00 divisors must be a power of 2. */

		/* Version 2.00 divisors must be a power of 2. */

		for (div = 1; div < SDHCI_MAX_DIV_SPEC_200; div *= 2) {

		for (div = 1; div < SDHCI_MAX_DIV_SPEC_200; div *= 2) {

			if ((host->max_clk / div) <= clock)

			if ((host->max_clk / div) <= clock)

				break;

				break;

		}

		}

	}

		div >>= 1;

		div >>= 1;

	}





	clk = (div & SDHCI_DIV_MASK) << SDHCI_DIVIDER_SHIFT;

	clk |= (div & SDHCI_DIV_MASK) << SDHCI_DIVIDER_SHIFT;

	clk |= ((div & SDHCI_DIV_HI_MASK) >> SDHCI_DIV_MASK_LEN)

	clk |= ((div & SDHCI_DIV_HI_MASK) >> SDHCI_DIV_MASK_LEN)

		<< SDHCI_DIVIDER_HI_SHIFT;

		<< SDHCI_DIVIDER_HI_SHIFT;

	clk |= SDHCI_CLOCK_INT_EN;

	clk |= SDHCI_CLOCK_INT_EN;
@@ -2307,18 +2338,38 @@ int sdhci_add_host(struct sdhci_host *host) 
	if (caps[0] & SDHCI_TIMEOUT_CLK_UNIT)

	if (caps[0] & SDHCI_TIMEOUT_CLK_UNIT)

		host->timeout_clk *= 1000;

		host->timeout_clk *= 1000;





	/*

	 * In case of Host Controller v3.00, find out whether clock

	 * multiplier is supported.

	 */

	host->clk_mul = (caps[1] & SDHCI_CLOCK_MUL_MASK) >>

			SDHCI_CLOCK_MUL_SHIFT;



	/*

	 * In case the value in Clock Multiplier is 0, then programmable

	 * clock mode is not supported, otherwise the actual clock

	 * multiplier is one more than the value of Clock Multiplier

	 * in the Capabilities Register.

	 */

	if (host->clk_mul)

		host->clk_mul += 1;



	/*

	/*

	 * Set host parameters.

	 * Set host parameters.

	 */

	 */

	mmc->ops = &sdhci_ops;

	mmc->ops = &sdhci_ops;

	mmc->f_max = host->max_clk;

	if (host->ops->get_min_clock)

	if (host->ops->get_min_clock)

		mmc->f_min = host->ops->get_min_clock(host);

		mmc->f_min = host->ops->get_min_clock(host);

	else if (host->version >= SDHCI_SPEC_300)

	else if (host->version >= SDHCI_SPEC_300) {

		if (host->clk_mul) {

			mmc->f_min = (host->max_clk * host->clk_mul) / 1024;

			mmc->f_max = host->max_clk * host->clk_mul;

		} else

			mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_300;

			mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_300;

	else

	} else

		mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_200;

		mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_200;





	mmc->f_max = host->max_clk;

	mmc->caps |= MMC_CAP_SDIO_IRQ | MMC_CAP_ERASE;

	mmc->caps |= MMC_CAP_SDIO_IRQ | MMC_CAP_ERASE;





	/*

	/*

drivers/mmc/host/sdhci.h

+3 −0
Original line number Original line Diff line number Diff line
@@ -101,6 +101,7 @@ 
#define  SDHCI_DIV_MASK	0xFF

#define  SDHCI_DIV_MASK	0xFF

#define  SDHCI_DIV_MASK_LEN	8

#define  SDHCI_DIV_MASK_LEN	8

#define  SDHCI_DIV_HI_MASK	0x300

#define  SDHCI_DIV_HI_MASK	0x300

#define  SDHCI_PROG_CLOCK_MODE	0x0020

#define  SDHCI_CLOCK_CARD_EN	0x0004

#define  SDHCI_CLOCK_CARD_EN	0x0004

#define  SDHCI_CLOCK_INT_STABLE	0x0002

#define  SDHCI_CLOCK_INT_STABLE	0x0002

#define  SDHCI_CLOCK_INT_EN	0x0001

#define  SDHCI_CLOCK_INT_EN	0x0001
@@ -191,6 +192,8 @@ 
#define  SDHCI_DRIVER_TYPE_C	0x00000020

#define  SDHCI_DRIVER_TYPE_C	0x00000020

#define  SDHCI_DRIVER_TYPE_D	0x00000040

#define  SDHCI_DRIVER_TYPE_D	0x00000040

#define  SDHCI_USE_SDR50_TUNING	0x00002000

#define  SDHCI_USE_SDR50_TUNING	0x00002000

#define  SDHCI_CLOCK_MUL_MASK	0x00FF0000

#define  SDHCI_CLOCK_MUL_SHIFT	16





#define SDHCI_CAPABILITIES_1	0x44

#define SDHCI_CAPABILITIES_1	0x44

include/linux/mmc/sdhci.h

+1 −0
Original line number Original line Diff line number Diff line
@@ -117,6 +117,7 @@ struct sdhci_host { 




	unsigned int max_clk;	/* Max possible freq (MHz) */

	unsigned int max_clk;	/* Max possible freq (MHz) */

	unsigned int timeout_clk;	/* Timeout freq (KHz) */

	unsigned int timeout_clk;	/* Timeout freq (KHz) */

	unsigned int clk_mul;	/* Clock Muliplier value */





	unsigned int clock;	/* Current clock (MHz) */

	unsigned int clock;	/* Current clock (MHz) */

	u8 pwr;			/* Current voltage */

	u8 pwr;			/* Current voltage */

CRA Git | Maintained and supported by SUSTech CRA and CCSE