Commit c320bb5f authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/radeon: do a posting read in evergreen_set_irq 

To make sure the writes go through the pci bridge.

bug:
https://bugzilla.kernel.org/show_bug.cgi?id=90741



Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
parent 9d1393f2

drivers/gpu/drm/radeon/evergreen.c

+3 −0
Original line number Diff line number Diff line
@@ -4593,6 +4593,9 @@ int evergreen_irq_set(struct radeon_device *rdev) 
	WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, afmt5);

	WREG32(AFMT_AUDIO_PACKET_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, afmt6);



	/* posting read */

	RREG32(SRBM_STATUS);



	return 0;

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE