Commit c2e952ef authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

ARM: dts: renesas: Group tuples in interrupt properties 



To improve human readability and enable automatic validation, the tuples
in the various properties containing interrupt specifiers should be
grouped.  While "make dtbs_check" does not impose this yet for the
"interrupts" property, it does for the "interrupt-map" property, leading
to warnings like:

    pci@ee090000: interrupt-map:0: [0, 0, 0, 1, 5, 0, 108, 4, 2048, 0, 0, 1, 5, 0, 108, 4, 4096, 0, 0, 2, 5, 0, 108, 4] is too long
    pci@ee0d0000: interrupt-map:0: [0, 0, 0, 1, 5, 0, 113, 4, 2048, 0, 0, 1, 5, 0, 113, 4, 4096, 0, 0, 2, 5, 0, 113, 4] is too long

Fix this by grouping the tuples of the "interrupts" and "interrupt-map"
properties using angle brackets.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20191213164115.3697-4-geert+renesas@glider.be


Reviewed-by: default avatarUlrich Hecht <uli+renesas@fpond.eu>
parent 8a481af1

arch/arm/boot/dts/r7s72100.dtsi

+9 −9
Original line number Diff line number Diff line
@@ -313,9 +313,9 @@ 
		mmcif: mmc@e804c800 {

			compatible = "renesas,mmcif-r7s72100", "renesas,sh-mmcif";

			reg = <0xe804c800 0x80>;

			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&mstp8_clks R7S72100_CLK_MMCIF>;

			power-domains = <&cpg_clocks>;

			reg-io-width = <4>;
@@ -326,9 +326,9 @@ 
		sdhi0: sd@e804e000 {

			compatible = "renesas,sdhi-r7s72100";

			reg = <0xe804e000 0x100>;

			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;



			clocks = <&mstp12_clks R7S72100_CLK_SDHI00>,

				 <&mstp12_clks R7S72100_CLK_SDHI01>;
@@ -342,9 +342,9 @@ 
		sdhi1: sd@e804e800 {

			compatible = "renesas,sdhi-r7s72100";

			reg = <0xe804e800 0x100>;

			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>;



			clocks = <&mstp12_clks R7S72100_CLK_SDHI10>,

				 <&mstp12_clks R7S72100_CLK_SDHI11>;

arch/arm/boot/dts/r8a73a4.dtsi

+21 −21
Original line number Diff line number Diff line
@@ -84,27 +84,27 @@ 
		dma0: dma-controller@e6700020 {

			compatible = "renesas,shdma-r8a73a4";

			reg = <0 0xe6700020 0 0x89e0>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH

					GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					"ch0", "ch1", "ch2", "ch3",

					"ch4", "ch5", "ch6", "ch7",

arch/arm/boot/dts/r8a7740.dtsi

+51 −51
Original line number Diff line number Diff line
@@ -102,14 +102,14 @@ 
			<0xe6900020 1>,

			<0xe6900040 1>,

			<0xe6900060 1>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp2_clks R8A7740_CLK_INTCA>;

		power-domains = <&pd_a4s>;

	};
@@ -124,14 +124,14 @@ 
			<0xe6900024 1>,

			<0xe6900044 1>,

			<0xe6900064 1>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp2_clks R8A7740_CLK_INTCA>;

		power-domains = <&pd_a4s>;

	};
@@ -146,14 +146,14 @@ 
			<0xe6900028 1>,

			<0xe6900048 1>,

			<0xe6900068 1>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp2_clks R8A7740_CLK_INTCA>;

		power-domains = <&pd_a4s>;

	};
@@ -168,14 +168,14 @@ 
			<0xe690002c 1>,

			<0xe690004c 1>,

			<0xe690006c 1>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp2_clks R8A7740_CLK_INTCA>;

		power-domains = <&pd_a4s>;

	};
@@ -198,10 +198,10 @@ 
		#size-cells = <0>;

		compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic";

		reg = <0xfff20000 0x425>;

		interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp1_clks R8A7740_CLK_IIC0>;

		power-domains = <&pd_a4r>;

		status = "disabled";
@@ -212,10 +212,10 @@ 
		#size-cells = <0>;

		compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic";

		reg = <0xe6c20000 0x425>;

		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp3_clks R8A7740_CLK_IIC1>;

		power-domains = <&pd_a3sp>;

		status = "disabled";
@@ -342,8 +342,8 @@ 
	mmcif0: mmc@e6bd0000 {

		compatible = "renesas,mmcif-r8a7740", "renesas,sh-mmcif";

		reg = <0xe6bd0000 0x100>;

		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp3_clks R8A7740_CLK_MMC>;

		power-domains = <&pd_a3sp>;

		status = "disabled";
@@ -352,9 +352,9 @@ 
	sdhi0: sd@e6850000 {

		compatible = "renesas,sdhi-r8a7740";

		reg = <0xe6850000 0x100>;

		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp3_clks R8A7740_CLK_SDHI0>;

		power-domains = <&pd_a3sp>;

		cap-sd-highspeed;
@@ -365,9 +365,9 @@ 
	sdhi1: sd@e6860000 {

		compatible = "renesas,sdhi-r8a7740";

		reg = <0xe6860000 0x100>;

		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp3_clks R8A7740_CLK_SDHI1>;

		power-domains = <&pd_a3sp>;

		cap-sd-highspeed;
@@ -378,9 +378,9 @@ 
	sdhi2: sd@e6870000 {

		compatible = "renesas,sdhi-r8a7740";

		reg = <0xe6870000 0x100>;

		interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH

			      GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&mstp4_clks R8A7740_CLK_SDHI2>;

		power-domains = <&pd_a3sp>;

		cap-sd-highspeed;

arch/arm/boot/dts/r8a7743.dtsi

+70 −70
Original line number Diff line number Diff line
@@ -600,8 +600,8 @@ 
			compatible = "renesas,r8a7743-usb-dmac",

				     "renesas,usb-dmac";

			reg = <0 0xe65a0000 0 0x100>;

			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "ch0", "ch1";

			clocks = <&cpg CPG_MOD 330>;

			power-domains = <&sysc R8A7743_PD_ALWAYS_ON>;
@@ -614,8 +614,8 @@ 
			compatible = "renesas,r8a7743-usb-dmac",

				     "renesas,usb-dmac";

			reg = <0 0xe65b0000 0 0x100>;

			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "ch0", "ch1";

			clocks = <&cpg CPG_MOD 331>;

			power-domains = <&sysc R8A7743_PD_ALWAYS_ON>;
@@ -628,22 +628,22 @@ 
			compatible = "renesas,dmac-r8a7743",

				     "renesas,rcar-dmac";

			reg = <0 0xe6700000 0 0x20000>;

			interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					  "ch0", "ch1", "ch2", "ch3",

					  "ch4", "ch5", "ch6", "ch7",
@@ -661,22 +661,22 @@ 
			compatible = "renesas,dmac-r8a7743",

				     "renesas,rcar-dmac";

			reg = <0 0xe6720000 0 0x20000>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					  "ch0", "ch1", "ch2", "ch3",

					  "ch4", "ch5", "ch6", "ch7",
@@ -1366,20 +1366,20 @@ 
			compatible = "renesas,dmac-r8a7743",

				     "renesas,rcar-dmac";

			reg = <0 0xec700000 0 0x10000>;

			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					  "ch0", "ch1", "ch2", "ch3",

					  "ch4", "ch5", "ch6", "ch7",
@@ -1397,20 +1397,20 @@ 
			compatible = "renesas,dmac-r8a7743",

				     "renesas,rcar-dmac";

			reg = <0 0xec720000 0 0x10000>;

			interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "error",

					  "ch0", "ch1", "ch2", "ch3",

					  "ch4", "ch5", "ch6", "ch7",
@@ -1462,9 +1462,9 @@ 
			#interrupt-cells = <1>;

			ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;

			interrupt-map-mask = <0xff00 0 0 0x7>;

			interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH

					 0x0800 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH

					 0x1000 0 0 2 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,

					<0x0800 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,

					<0x1000 0 0 2 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;



			usb@1,0 {

				reg = <0x800 0 0 0 0>;
@@ -1497,9 +1497,9 @@ 
			#interrupt-cells = <1>;

			ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;

			interrupt-map-mask = <0xff00 0 0 0x7>;

			interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH

					 0x0800 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH

					 0x1000 0 0 2 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,

					<0x0800 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,

					<0x1000 0 0 2 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;



			usb@1,0 {

				reg = <0x10800 0 0 0 0>;

arch/arm/boot/dts/r8a7744.dtsi

+70 −70

File changed.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE