Commit c13f370d authored by Fabio Estevam's avatar Fabio Estevam Committed by Shawn Guo
Browse files

clk: imx7ulp: Fix watchdog2 clock name typo 



There is a typo in the watchdog2 clock name.

Fix it by changing it to "wdg2".

Signed-off-by: default avatarFabio Estevam <festevam@gmail.com>
Reviewed-by: default avatarAbel Vesa <abel.vesa@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 3ff86050

drivers/clk/imx/clk-imx7ulp.c

+1 −1
Original line number Diff line number Diff line
@@ -181,7 +181,7 @@ static void __init imx7ulp_clk_pcc2_init(struct device_node *np) 
	clks[IMX7ULP_CLK_USDHC0]	= imx7ulp_clk_composite("usdhc0",  periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xdc);

	clks[IMX7ULP_CLK_USDHC1]	= imx7ulp_clk_composite("usdhc1",  periph_plat_sels, ARRAY_SIZE(periph_plat_sels), true, true,  true, base + 0xe0);

	clks[IMX7ULP_CLK_WDG1]		= imx7ulp_clk_composite("wdg1",    periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0xf4);

	clks[IMX7ULP_CLK_WDG2]		= imx7ulp_clk_composite("sdg2",    periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0x10c);

	clks[IMX7ULP_CLK_WDG2]		= imx7ulp_clk_composite("wdg2",    periph_bus_sels, ARRAY_SIZE(periph_bus_sels), true, true,  true, base + 0x10c);



	imx_check_clk_hws(clks, clk_data->num);

CRA Git | Maintained and supported by SUSTech CRA and CCSE