Commit c07e902a authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'amlogic-fixes' of...

Merge tag 'amlogic-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into arm/fixes

Amlogic fixes for v5.8-rc
- misc DT fixes, and SoC ID fixes

* tag 'amlogic-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic:
  ARM: dts: meson: Align L2 cache-controller nodename with dtschema
  arm64: dts: meson-gxl-s805x: reduce initial Mali450 core frequency
  arm64: dts: meson: add missing gxl rng clock
  soc: amlogic: meson-gx-socinfo: Fix S905X3 and S905D3 ID's

Link: https://lore.kernel.org/r/7hk0zc1ujc.fsf@baylibre.com


Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents 11ba4688 54320dca
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -11,7 +11,7 @@
	#size-cells = <1>;
	interrupt-parent = <&gic>;

	L2: l2-cache-controller@c4200000 {
	L2: cache-controller@c4200000 {
		compatible = "arm,pl310-cache";
		reg = <0xc4200000 0x1000>;
		cache-unified;
+1 −1
Original line number Diff line number Diff line
@@ -10,7 +10,7 @@
#include <dt-bindings/input/input.h>
#include <dt-bindings/sound/meson-aiu.h>

#include "meson-gxl-s905x.dtsi"
#include "meson-gxl-s805x.dtsi"

/ {
	compatible = "libretech,aml-s805x-ac", "amlogic,s805x",
+1 −1
Original line number Diff line number Diff line
@@ -9,7 +9,7 @@

#include <dt-bindings/input/input.h>

#include "meson-gxl-s905x.dtsi"
#include "meson-gxl-s805x.dtsi"

/ {
	compatible = "amlogic,p241", "amlogic,s805x", "amlogic,meson-gxl";
+24 −0
Original line number Diff line number Diff line
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 BayLibre SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 */

#include "meson-gxl-s905x.dtsi"

/ {
	compatible = "amlogic,s805x", "amlogic,meson-gxl";
};

/* The S805X Package doesn't seem to handle the 744MHz OPP correctly */
&mali {
	assigned-clocks = <&clkc CLKID_MALI_0_SEL>,
			  <&clkc CLKID_MALI_0>,
			  <&clkc CLKID_MALI>; /* Glitch free mux */
	assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
				 <0>, /* Do Nothing */
				 <&clkc CLKID_MALI_0>;
	assigned-clock-rates = <0>, /* Do Nothing */
			       <666666666>,
			       <0>; /* Do Nothing */
};
+5 −0
Original line number Diff line number Diff line
@@ -337,6 +337,11 @@
	};
};

&hwrng {
	clocks = <&clkc CLKID_RNG0>;
	clock-names = "core";
};

&i2c_A {
	clocks = <&clkc CLKID_I2C>;
};
Loading