Commit c01afebd authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Thierry Reding
Browse files

ARM: tegra: cardhu-a04: Set up voltage regulators for DVFS 



Set minimum and maximum voltages, and couple CPU/CORE regulators.

Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent c19c631a

arch/arm/boot/dts/tegra30-cardhu-a04.dts

+24 −0
Original line number Original line Diff line number Diff line
@@ -103,4 +103,28 @@ 
			gpio = <&gpio TEGRA_GPIO(DD, 0) GPIO_ACTIVE_HIGH>;

			gpio = <&gpio TEGRA_GPIO(DD, 0) GPIO_ACTIVE_HIGH>;

		};

		};

	};

	};



	i2c@7000d000 {

		pmic: tps65911@2d {

			regulators {

				vddctrl_reg: vddctrl {

					regulator-min-microvolt = <800000>;

					regulator-max-microvolt = <1125000>;

					regulator-coupled-with = <&vddcore_reg>;

					regulator-coupled-max-spread = <300000>;

					regulator-max-step-microvolt = <100000>;



					nvidia,tegra-cpu-regulator;

				};

			};

		};



		vddcore_reg: tps62361@60 {

			regulator-coupled-with = <&vddctrl_reg>;

			regulator-coupled-max-spread = <300000>;

			regulator-max-step-microvolt = <100000>;



			nvidia,tegra-core-regulator;

		};

	};

};
 
};

CRA Git | Maintained and supported by SUSTech CRA and CCSE