Commit bf880114 authored by Will Deacon's avatar Will Deacon Committed by Russell King
Browse files

ARM: 7496/1: hw_breakpoint: don't rely on dfsr to show watchpoint access type 



From ARM debug architecture v7.1 onwards, a watchpoint exception causes
the DFAR to be updated with the faulting data address. However, DFSR.WnR
takes an UNKNOWN value and therefore cannot be used in general to
determine the access type that triggered the watchpoint.

This patch forbids watchpoints without an overflow handler from
specifying a specific access type (load/store). Those with overflow
handlers must be able to handle false positives potentially triggered by
a watchpoint of a different access type on the same address. For
SIGTRAP-based handlers (i.e. ptrace), this should have no impact.

Cc: <stable@vger.kernel.org>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent a849088a

arch/arm/kernel/hw_breakpoint.c

+40 −15
Original line number Diff line number Diff line
@@ -159,6 +159,12 @@ static int debug_arch_supported(void) 
		arch >= ARM_DEBUG_ARCH_V7_1;

}



/* Can we determine the watchpoint access type from the fsr? */

static int debug_exception_updates_fsr(void)

{

	return 0;

}



/* Determine number of WRP registers available. */

static int get_num_wrp_resources(void)

{
@@ -619,18 +625,35 @@ int arch_validate_hwbkpt_settings(struct perf_event *bp) 
	info->address &= ~alignment_mask;

	info->ctrl.len <<= offset;



	if (!bp->overflow_handler) {

		/*

	 * Currently we rely on an overflow handler to take

	 * care of single-stepping the breakpoint when it fires.

	 * In the case of userspace breakpoints on a core with V7 debug,

	 * we can use the mismatch feature as a poor-man's hardware

	 * single-step, but this only works for per-task breakpoints.

		 * Mismatch breakpoints are required for single-stepping

		 * breakpoints.

		 */

	if (!bp->overflow_handler && (arch_check_bp_in_kernelspace(bp) ||

	    !core_has_mismatch_brps() || !bp->hw.bp_target)) {

		pr_warning("overflow handler required but none found\n");

		ret = -EINVAL;

		if (!core_has_mismatch_brps())

			return -EINVAL;



		/* We don't allow mismatch breakpoints in kernel space. */

		if (arch_check_bp_in_kernelspace(bp))

			return -EPERM;



		/*

		 * Per-cpu breakpoints are not supported by our stepping

		 * mechanism.

		 */

		if (!bp->hw.bp_target)

			return -EINVAL;



		/*

		 * We only support specific access types if the fsr

		 * reports them.

		 */

		if (!debug_exception_updates_fsr() &&

		    (info->ctrl.type == ARM_BREAKPOINT_LOAD ||

		     info->ctrl.type == ARM_BREAKPOINT_STORE))

			return -EINVAL;

	}



out:

	return ret;

}
@@ -706,10 +729,12 @@ static void watchpoint_handler(unsigned long addr, unsigned int fsr, 
				goto unlock;



			/* Check that the access type matches. */

			access = (fsr & ARM_FSR_ACCESS_MASK) ? HW_BREAKPOINT_W :

				 HW_BREAKPOINT_R;

			if (debug_exception_updates_fsr()) {

				access = (fsr & ARM_FSR_ACCESS_MASK) ?

					  HW_BREAKPOINT_W : HW_BREAKPOINT_R;

				if (!(access & hw_breakpoint_type(wp)))

					goto unlock;

			}



			/* We have a winner. */

			info->trigger = addr;

CRA Git | Maintained and supported by SUSTech CRA and CCSE