Commit bf5fcc76 authored by Lucas Stach's avatar Lucas Stach Committed by Stephen Warren
Browse files

ARM: tegra: Add Toradex Iris carrier board DT with T20 512MB COM 



This adds the device tree for the Toradex Iris carrier board used
together with a Colibri T20 512MB COM.

The Iris has the following features, in brackets the current status:
- DVI and VGA output through DVI-I connector (DVI-D enabled and tested)
- LVDS output
- 1 USB host port (enabled and tested)
- 1 USB OTG port (enabled)
- 100 MBit Ethernet (enabled and tested)
- 5 UART ports  (2 on 10way headers enabled and tested)
- 1 MicroSD Slot (enabled and tested)
- Audio connectors (enabled, only HP out and Line-in tested)
- i2c RTC
- GPIO connector (enabled, only sparsely tested)
- external i2c bus
- 4 PWM out
- analog in

Signed-off-by: default avatarLucas Stach <dev@lynxeye.de>
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent fc9c713a

Documentation/devicetree/bindings/arm/tegra.txt

+1 −0
Original line number Diff line number Diff line
@@ -31,3 +31,4 @@ board-specific compatible values: 
  nvidia,ventana

  nvidia,whistler

  toradex,colibri_t20-512

  toradex,iris

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -134,6 +134,7 @@ dtb-$(CONFIG_ARCH_SPEAR6XX)+= spear600-evb.dtb 
dtb-$(CONFIG_ARCH_SUNXI) += sun4i-a10-cubieboard.dtb \

	sun5i-a13-olinuxino.dtb

dtb-$(CONFIG_ARCH_TEGRA) += tegra20-harmony.dtb \

	tegra20-iris-512.dtb \

	tegra20-medcom-wide.dtb \

	tegra20-paz00.dtb \

	tegra20-plutux.dtb \

arch/arm/boot/dts/tegra20-iris-512.dts

0 → 100644
+89 −0
Original line number Diff line number Diff line 
/dts-v1/;



/include/ "tegra20-colibri-512.dtsi"



/ {

	model = "Toradex Colibri T20 512MB on Iris";

	compatible = "toradex,iris", "toradex,colibri_t20-512", "nvidia,tegra20";



	host1x {

		hdmi {

			status = "okay";

		};

	};



	pinmux {

		state_default: pinmux {

			hdint {

				nvidia,tristate = <0>;

			};



			i2cddc {

				nvidia,tristate = <0>;

			};



			sdio4 {

				nvidia,tristate = <0>;

			};



			uarta {

				nvidia,tristate = <0>;

			};



			uartd {

				nvidia,tristate = <0>;

			};

		};

	};



	usb@c5000000 {

		status = "okay";

		dr_mode = "otg";

	};



	usb@c5008000 {

		status = "okay";

	};



	serial@70006000 {

		status = "okay";

	};



	serial@70006300 {

		status = "okay";

	};



	i2c_ddc: i2c@7000c400 {

		status = "okay";

	};



	sdhci@c8000600 {

		status = "okay";

		bus-width = <4>;

		vmmc-supply = <&vcc_sd_reg>;

		vqmmc-supply = <&vcc_sd_reg>;

	};



	regulators {

		regulator@0 {

			compatible = "regulator-fixed";

			reg = <0>;

			regulator-name = "usb_host_vbus";

			regulator-min-microvolt = <5000000>;

			regulator-max-microvolt = <5000000>;

			regulator-boot-on;

			regulator-always-on;

			gpio = <&gpio 178 0>;

		};



		vcc_sd_reg: regulator@1 {

			compatible = "regulator-fixed";

			reg = <1>;

			regulator-name = "vcc_sd";

			regulator-min-microvolt = <3300000>;

			regulator-max-microvolt = <3300000>;

			regulator-boot-on;

			regulator-always-on;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE