Commit bf2aa9cc authored by Connor McAdams's avatar Connor McAdams Committed by Takashi Iwai
Browse files

ALSA: hda/ca0132 - Cleanup ca0132_mmio_init function. 



Cleanup the ca0132_mmio_init function, separating into two separate
functions, one for Sound Blaster Z/ZxR/Recon3D, and another for the
AE-5.

Signed-off-by: default avatarConnor McAdams <conmanx360@gmail.com>
Link: https://lore.kernel.org/r/20200825201040.30339-2-conmanx360@gmail.com


Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent 14b51ccd

sound/pci/hda/patch_ca0132.c

+99 −59
Original line number Diff line number Diff line
@@ -8108,78 +8108,118 @@ static void r3di_pre_dsp_setup(struct hda_codec *codec) 
 * what they do, or if they're necessary. Could possibly

 * be removed. Figure they're better to leave in.

 */

static void ca0132_mmio_init(struct hda_codec *codec)

static const unsigned int ca0113_mmio_init_address_sbz[] = {

	0x400, 0x408, 0x40c, 0x01c, 0xc0c, 0xc00, 0xc04, 0xc0c, 0xc0c, 0xc0c,

	0xc0c, 0xc08, 0xc08, 0xc08, 0xc08, 0xc08, 0xc04

};



static const unsigned int ca0113_mmio_init_data_sbz[] = {

	0x00000030, 0x00000000, 0x00000003, 0x00000003, 0x00000003,

	0x00000003, 0x000000c1, 0x000000f1, 0x00000001, 0x000000c7,

	0x000000c1, 0x00000080

};



static const unsigned int ca0113_mmio_init_data_zxr[] = {

	0x00000030, 0x00000000, 0x00000000, 0x00000003, 0x00000003,

	0x00000003, 0x00000001, 0x000000f1, 0x00000001, 0x000000c7,

	0x000000c1, 0x00000080

};



static const unsigned int ca0113_mmio_init_address_ae5[] = {

	0x400, 0x42c, 0x46c, 0x4ac, 0x4ec, 0x43c, 0x47c, 0x4bc, 0x4fc, 0x408,

	0x100, 0x410, 0x40c, 0x100, 0x100, 0x830, 0x86c, 0x800, 0x86c, 0x800,

	0x804, 0x20c, 0x01c, 0xc0c, 0xc00, 0xc04, 0xc0c, 0xc0c, 0xc0c, 0xc0c,

	0xc08, 0xc08, 0xc08, 0xc08, 0xc08, 0xc04, 0x01c

};



static const unsigned int ca0113_mmio_init_data_ae5[] = {

	0x00000001, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000001,

	0x00000600, 0x00000014, 0x00000001, 0x0000060f, 0x0000070f,

	0x00000aff, 0x00000000, 0x0000006b, 0x00000001, 0x0000006b,

	0x00000057, 0x00800000, 0x00880680, 0x00000080, 0x00000030,

	0x00000000, 0x00000000, 0x00000003, 0x00000003, 0x00000003,

	0x00000001, 0x000000f1, 0x00000001, 0x000000c7, 0x000000c1,

	0x00000080, 0x00880680

};



static void ca0132_mmio_init_sbz(struct hda_codec *codec)

{

	struct ca0132_spec *spec = codec->spec;

	unsigned int tmp[2], i, count, cur_addr;

	const unsigned int *addr, *data;



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000001, spec->mem_base + 0x400);

	else

		writel(0x00000000, spec->mem_base + 0x400);

	addr = ca0113_mmio_init_address_sbz;

	for (i = 0; i < 3; i++)

		writel(0x00000000, spec->mem_base + addr[i]);



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000001, spec->mem_base + 0x408);

	else

		writel(0x00000000, spec->mem_base + 0x408);

	cur_addr = i;

	switch (ca0132_quirk(spec)) {

	case QUIRK_ZXR:

		tmp[0] = 0x00880480;

		tmp[1] = 0x00000080;

		break;

	case QUIRK_SBZ:

		tmp[0] = 0x00820680;

		tmp[1] = 0x00000083;

		break;

	case QUIRK_R3D:

		tmp[0] = 0x00880680;

		tmp[1] = 0x00000083;

		break;

	default:

		tmp[0] = 0x00000000;

		tmp[1] = 0x00000000;

		break;

	}



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000001, spec->mem_base + 0x40c);

	else

		writel(0x00000000, spec->mem_base + 0x40C);

	for (i = 0; i < 2; i++)

		writel(tmp[i], spec->mem_base + addr[cur_addr + i]);



	if (ca0132_quirk(spec) == QUIRK_ZXR)

		writel(0x00880640, spec->mem_base + 0x01C);

	else

		writel(0x00880680, spec->mem_base + 0x01C);

	cur_addr += i;



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000080, spec->mem_base + 0xC0C);

	else

		writel(0x00000083, spec->mem_base + 0xC0C);

	switch (ca0132_quirk(spec)) {

	case QUIRK_ZXR:

		count = ARRAY_SIZE(ca0113_mmio_init_data_zxr);

		data = ca0113_mmio_init_data_zxr;

		break;

	default:

		count = ARRAY_SIZE(ca0113_mmio_init_data_sbz);

		data = ca0113_mmio_init_data_sbz;

		break;

	}



	writel(0x00000030, spec->mem_base + 0xC00);

	writel(0x00000000, spec->mem_base + 0xC04);

	for (i = 0; i < count; i++)

		writel(data[i], spec->mem_base + addr[cur_addr + i]);

}



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000000, spec->mem_base + 0xC0C);

	else

		writel(0x00000003, spec->mem_base + 0xC0C);

static void ca0132_mmio_init_ae5(struct hda_codec *codec)

{

	struct ca0132_spec *spec = codec->spec;

	const unsigned int *addr, *data;

	unsigned int i, count;



	writel(0x00000003, spec->mem_base + 0xC0C);

	writel(0x00000003, spec->mem_base + 0xC0C);

	writel(0x00000003, spec->mem_base + 0xC0C);

	addr = ca0113_mmio_init_address_ae5;

	data = ca0113_mmio_init_data_ae5;

	count = ARRAY_SIZE(ca0113_mmio_init_data_ae5);



	if (ca0132_quirk(spec) == QUIRK_AE5)

		writel(0x00000001, spec->mem_base + 0xC08);

	else

		writel(0x000000C1, spec->mem_base + 0xC08);

	for (i = 0; i < count; i++)

		writel(data[i], spec->mem_base + addr[i]);

}



	writel(0x000000F1, spec->mem_base + 0xC08);

	writel(0x00000001, spec->mem_base + 0xC08);

	writel(0x000000C7, spec->mem_base + 0xC08);

	writel(0x000000C1, spec->mem_base + 0xC08);

	writel(0x00000080, spec->mem_base + 0xC04);

static void ca0132_mmio_init(struct hda_codec *codec)

{

	struct ca0132_spec *spec = codec->spec;



	if (ca0132_quirk(spec) == QUIRK_AE5) {

		writel(0x00000000, spec->mem_base + 0x42c);

		writel(0x00000000, spec->mem_base + 0x46c);

		writel(0x00000000, spec->mem_base + 0x4ac);

		writel(0x00000000, spec->mem_base + 0x4ec);

		writel(0x00000000, spec->mem_base + 0x43c);

		writel(0x00000000, spec->mem_base + 0x47c);

		writel(0x00000000, spec->mem_base + 0x4bc);

		writel(0x00000000, spec->mem_base + 0x4fc);

		writel(0x00000600, spec->mem_base + 0x100);

		writel(0x00000014, spec->mem_base + 0x410);

		writel(0x0000060f, spec->mem_base + 0x100);

		writel(0x0000070f, spec->mem_base + 0x100);

		writel(0x00000aff, spec->mem_base + 0x830);

		writel(0x00000000, spec->mem_base + 0x86c);

		writel(0x0000006b, spec->mem_base + 0x800);

		writel(0x00000001, spec->mem_base + 0x86c);

		writel(0x0000006b, spec->mem_base + 0x800);

		writel(0x00000057, spec->mem_base + 0x804);

		writel(0x00800000, spec->mem_base + 0x20c);

	switch (ca0132_quirk(spec)) {

	case QUIRK_R3D:

	case QUIRK_SBZ:

	case QUIRK_ZXR:

		ca0132_mmio_init_sbz(codec);

		break;

	case QUIRK_AE5:

		ca0132_mmio_init_ae5(codec);

		break;

	}

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE