Commit bd6429e8 authored by Stephen Boyd's avatar Stephen Boyd Committed by Andy Gross
Browse files

ARM64: dts: qcom: Remove size elements from pmic reg properties 



The #size-cells for the pmics are 0, but we specify a size in the
reg property so that MPP and GPIO modules can figure out how many
pins there are. Now that we've done that by counting irqs, we can
remove the size elements in the reg properties and be DT
compliant.

Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
Acked-by: default avatarAndy Gross <andy.gross@linaro.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent a70d7449

arch/arm64/boot/dts/qcom/pm8916.dtsi

+5 −5
Original line number Diff line number Diff line
@@ -12,7 +12,7 @@ 


		rtc@6000 {

			compatible = "qcom,pm8941-rtc";

			reg = <0x6000 0x6100>;

			reg = <0x6000>;

			reg-names = "rtc", "alarm";

			interrupts = <0x0 0x61 0x1 IRQ_TYPE_EDGE_RISING>;

		};
@@ -27,7 +27,7 @@ 


		pm8916_gpios: gpios@c000 {

			compatible = "qcom,pm8916-gpio";

			reg = <0xc000 0x400>;

			reg = <0xc000>;

			gpio-controller;

			#gpio-cells = <2>;

			interrupts = <0 0xc0 0 IRQ_TYPE_NONE>,
@@ -38,7 +38,7 @@ 


		pm8916_mpps: mpps@a000 {

			compatible = "qcom,pm8916-mpp";

			reg = <0xa000 0x400>;

			reg = <0xa000>;

			gpio-controller;

			#gpio-cells = <2>;

			interrupts = <0 0xa0 0 IRQ_TYPE_NONE>,
@@ -49,7 +49,7 @@ 


		pm8916_temp: temp-alarm@2400 {

			compatible = "qcom,spmi-temp-alarm";

			reg = <0x2400 0x100>;

			reg = <0x2400>;

			interrupts = <0 0x24 0 IRQ_TYPE_EDGE_RISING>;

			io-channels = <&pm8916_vadc VADC_DIE_TEMP>;

			io-channel-names = "thermal";
@@ -58,7 +58,7 @@ 


		pm8916_vadc: vadc@3100 {

			compatible = "qcom,spmi-vadc";

			reg = <0x3100 0x100>;

			reg = <0x3100>;

			interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>;

			#address-cells = <1>;

			#size-cells = <0>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE