Commit bd5d3873 authored by Alexandre Belloni's avatar Alexandre Belloni
Browse files

ARM: dts: at91: sama5d3: switch to new sckc bindings 



Remove the child nodes of the sckc as they are not necessary anymore.

Also, switch to the new atmel,sama5d3-sckc compatible string to use the
proper startup time for the RC oscillator (500 µs instead of 75).

Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@bootlin.com>
parent d77a1de7

arch/arm/boot/dts/at91-wb50n.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -42,7 +42,7 @@ 
	clock-frequency = <12000000>;

};



&slow_osc {

&clk32k {

	atmel,osc-bypass;

};

arch/arm/boot/dts/sama5d3.dtsi

+4 −23
Original line number Diff line number Diff line
@@ -1372,30 +1372,11 @@ 
				status = "disabled";

			};



			sckc@fffffe50 {

				compatible = "atmel,at91sam9x5-sckc";

			clk32k: sckc@fffffe50 {

				compatible = "atmel,sama5d3-sckc";

				reg = <0xfffffe50 0x4>;



				slow_rc_osc: slow_rc_osc {

					compatible = "atmel,at91sam9x5-clk-slow-rc-osc";

					#clock-cells = <0>;

					clock-frequency = <32768>;

					clock-accuracy = <50000000>;

					atmel,startup-time-usec = <75>;

				};



				slow_osc: slow_osc {

					compatible = "atmel,at91sam9x5-clk-slow-osc";

					#clock-cells = <0>;

				clocks = <&slow_xtal>;

					atmel,startup-time-usec = <1200000>;

				};



				clk32k: slowck {

					compatible = "atmel,at91sam9x5-clk-slow";

				#clock-cells = <0>;

					clocks = <&slow_rc_osc &slow_osc>;

				};

			};



			rtc@fffffeb0 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE