Commit baf4c10f authored by Gregory CLEMENT's avatar Gregory CLEMENT Committed by Stephen Boyd
Browse files

clk: mvebu: ap806: Fix clock name for the cluster 



Actually, the clocks exposed for the cluster are not the CPU clocks, but
the PLL clock used as entry clock for the CPU clocks. The CPU clock will
be managed by a driver submitting in the following patches.

Signed-off-by: default avatarGregory CLEMENT <gregory.clement@bootlin.com>
Link: https://lkml.kernel.org/r/20190710134346.30239-5-gregory.clement@bootlin.com


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent f756e362

drivers/clk/mvebu/ap806-system-controller.c

+2 −2
Original line number Diff line number Diff line
@@ -97,7 +97,7 @@ static int ap806_syscon_common_probe(struct platform_device *pdev, 
	cpuclk_freq *= 1000 * 1000;



	/* CPU clocks depend on the Sample At Reset configuration */

	name = ap_cp_unique_name(dev, syscon_node, "cpu-cluster-0");

	name = ap_cp_unique_name(dev, syscon_node, "pll-cluster-0");

	ap806_clks[0] = clk_register_fixed_rate(dev, name, NULL,

						0, cpuclk_freq);

	if (IS_ERR(ap806_clks[0])) {
@@ -105,7 +105,7 @@ static int ap806_syscon_common_probe(struct platform_device *pdev, 
		goto fail0;

	}



	name = ap_cp_unique_name(dev, syscon_node, "cpu-cluster-1");

	name = ap_cp_unique_name(dev, syscon_node, "pll-cluster-1");

	ap806_clks[1] = clk_register_fixed_rate(dev, name, NULL, 0,

						cpuclk_freq);

	if (IS_ERR(ap806_clks[1])) {

CRA Git | Maintained and supported by SUSTech CRA and CCSE