Commit baeeb541 authored by Stefan Agner's avatar Stefan Agner Committed by Shawn Guo
Browse files

ARM: dts: vf610twr: add NAND flash controller peripherial 



This adds the NAND flash controller (NFC) peripherial. The driver
supports the SLC NAND chips found on Freescale's Vybrid Tower System
Module. The Micron NAND chip on the module needs 4-bit ECC per 512
byte page. Use 24-bit ECC per 2k page, which is supported by the
driver.

Signed-off-by: default avatarBill Pringlemeir <bpringlemeir@nbsps.com>
Reviewed-by: default avatarBrian Norris <computersforpeace@gmail.com>
Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 397a7d45

arch/arm/boot/dts/vf610-twr.dts

+47 −0
Original line number Original line Diff line number Diff line
@@ -237,6 +237,33 @@ 
			>;

			>;

		};

		};





		pinctrl_nfc: nfcgrp {

			fsl,pins = <

				VF610_PAD_PTD31__NF_IO15	0x28df

				VF610_PAD_PTD30__NF_IO14	0x28df

				VF610_PAD_PTD29__NF_IO13	0x28df

				VF610_PAD_PTD28__NF_IO12	0x28df

				VF610_PAD_PTD27__NF_IO11	0x28df

				VF610_PAD_PTD26__NF_IO10	0x28df

				VF610_PAD_PTD25__NF_IO9		0x28df

				VF610_PAD_PTD24__NF_IO8		0x28df

				VF610_PAD_PTD23__NF_IO7		0x28df

				VF610_PAD_PTD22__NF_IO6		0x28df

				VF610_PAD_PTD21__NF_IO5		0x28df

				VF610_PAD_PTD20__NF_IO4		0x28df

				VF610_PAD_PTD19__NF_IO3		0x28df

				VF610_PAD_PTD18__NF_IO2		0x28df

				VF610_PAD_PTD17__NF_IO1		0x28df

				VF610_PAD_PTD16__NF_IO0		0x28df

				VF610_PAD_PTB24__NF_WE_B	0x28c2

				VF610_PAD_PTB25__NF_CE0_B	0x28c2

				VF610_PAD_PTB27__NF_RE_B	0x28c2

				VF610_PAD_PTC26__NF_RB_B	0x283d

				VF610_PAD_PTC27__NF_ALE		0x28c2

				VF610_PAD_PTC28__NF_CLE		0x28c2

			>;

		};



		pinctrl_pwm0: pwm0grp {

		pinctrl_pwm0: pwm0grp {

			fsl,pins = <

			fsl,pins = <

				VF610_PAD_PTB0__FTM0_CH0		0x1582

				VF610_PAD_PTB0__FTM0_CH0		0x1582
@@ -274,6 +301,26 @@ 
	};

	};

};

};





&nfc {

	assigned-clocks = <&clks VF610_CLK_NFC>;

	assigned-clock-rates = <33000000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_nfc>;

	status = "okay";



	nand@0 {

		compatible = "fsl,vf610-nfc-nandcs";

		reg = <0>;

		#address-cells = <1>;

		#size-cells = <1>;

		nand-bus-width = <16>;

		nand-ecc-mode = "hw";

		nand-ecc-strength = <24>;

		nand-ecc-step-size = <2048>;

		nand-on-flash-bbt;

	};

};



&pwm0 {

&pwm0 {

	pinctrl-names = "default";

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm0>;

	pinctrl-0 = <&pinctrl_pwm0>;

arch/arm/boot/dts/vfxxx.dtsi

+11 −0
Original line number Original line Diff line number Diff line
@@ -564,6 +564,17 @@ 
				status = "disabled";

				status = "disabled";

			};

			};





			nfc: nand@400e0000 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,vf610-nfc";

				reg = <0x400e0000 0x4000>;

				interrupts = <83 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&clks VF610_CLK_NFC>;

				clock-names = "nfc";

				status = "disabled";

			};



			i2c2: i2c@400e6000 {

			i2c2: i2c@400e6000 {

				#address-cells = <1>;

				#address-cells = <1>;

				#size-cells = <0>;

				#size-cells = <0>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE