Commit ba7372fb authored by Daniel Baluta's avatar Daniel Baluta Committed by Shawn Guo
Browse files

arm64: dts: imx8mq-evk: Unbypass audio_pll1 



Making audio_pll1 parent of audio_pll1_bypass, will allow
setting rates multiple of 8000 for children.

After unbypass clk hierarchy looks like this:
 * osc_25m
   * audio_pll1
     * audio_pll1_bypass
       * audio_pll1_out
         * sai2
           * sai2_root_clk

Signed-off-by: default avatarDaniel Baluta <daniel.baluta@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 0d9df581

arch/arm64/boot/dts/freescale/imx8mq-evk.dts

+3 −3
Original line number Diff line number Diff line
@@ -118,9 +118,9 @@ 
&sai2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_sai2>;

	assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;

	assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;

	assigned-clock-rates = <24576000>;

	assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1_BYPASS>, <&clk IMX8MQ_CLK_SAI2>;

	assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL1_OUT>;

	assigned-clock-rates = <0>, <24576000>;

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE