Commit ba56657d authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/amd/amdgpu: Fix SMUIO/PWR Confusion (v2) 



The PWR block was merged into the SMUIO block by revision 12 so we add
that to the smuio_12_0_0 headers.

(v2): Drop nonsensical smuio_10_0_0 header

Signed-off-by: default avatarTom St Denis <tom.stdenis@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 6c33a6f4

drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_12_0_0_offset.h

+3 −0
Original line number Diff line number Diff line
@@ -24,4 +24,7 @@ 
#define mmSMUIO_GFX_MISC_CNTL                                                                          0x00c8

#define mmSMUIO_GFX_MISC_CNTL_BASE_IDX                                                                 0



#define mmPWR_MISC_CNTL_STATUS                                                                         0x0183

#define mmPWR_MISC_CNTL_STATUS_BASE_IDX                                                                1



#endif

drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_12_0_0_sh_mask.h

+5 −0
Original line number Diff line number Diff line
@@ -24,5 +24,10 @@ 
//SMUIO_GFX_MISC_CNTL

#define SMUIO_GFX_MISC_CNTL__PWR_GFXOFF_STATUS_MASK                                                           0x00000006L

#define SMUIO_GFX_MISC_CNTL__PWR_GFXOFF_STATUS__SHIFT                                                         0x1

//PWR_MISC_CNTL_STATUS

#define PWR_MISC_CNTL_STATUS__PWR_GFX_RLC_CGPG_EN__SHIFT                                                      0x0

#define PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS__SHIFT                                                        0x1

#define PWR_MISC_CNTL_STATUS__PWR_GFX_RLC_CGPG_EN_MASK                                                        0x00000001L

#define PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS_MASK                                                          0x00000006L



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE