Commit b7863ee1 authored by Manuel Lauss's avatar Manuel Lauss Committed by Ralf Baechle
Browse files

MIPS: Alchemy: Fix AU1100 interrupt numbers off-by-one 



Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent bcf11801

arch/mips/include/asm/mach-au1x00/au1000.h

+1 −1
Original line number Diff line number Diff line
@@ -715,7 +715,7 @@ enum soc_au1500_ints { 
#ifdef CONFIG_SOC_AU1100

enum soc_au1100_ints {

	AU1100_FIRST_INT	= MIPS_CPU_IRQ_BASE + 8,

	AU1100_UART0_INT,

	AU1100_UART0_INT	= AU1100_FIRST_INT,

	AU1100_UART1_INT,

	AU1100_SD_INT,

	AU1100_UART3_INT,

CRA Git | Maintained and supported by SUSTech CRA and CCSE