Commit b6114633 authored by Jamie Lentin's avatar Jamie Lentin Committed by Gregory CLEMENT
Browse files

ARM: dts: orion5x: Add description for Netgear WNR854T 

This is a router based on the mv88f5181 chipset.

http://www.netgear.com/support/product/WNR854T.aspx
http://wiki.openwrt.org/toh/netgear/wnr854t



[gregory.clement@free-electrons.com:
- extract dt part from "arm: orion5x: Add DT-based support for Netgear
  WNR854T"
- squashed "arm: orion5x: Alias uart0 to serial0 for all orion5x" into
this commit and move serial0 alias from dtsi to dts]
Signed-off-by: default avatarJamie Lentin <jm@lentin.co.uk>
Signed-off-by: default avatarGregory CLEMENT <gregory.clement@free-electrons.com>
parent 91762fab

Documentation/devicetree/bindings/arm/marvell/marvell,orion5x.txt

+1 −0
Original line number Diff line number Diff line
@@ -22,3 +22,4 @@ board. Currently known boards are: 
"lacie,d2-network"

"marvell,rd-88f5182-nas"

"maxtor,shared-storage-2"

"netgear,wnr854t"

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -584,6 +584,7 @@ dtb-$(CONFIG_ARCH_ORION5X) += \ 
	orion5x-linkstation-lswtgl.dtb \

	orion5x-lswsgl.dtb \

	orion5x-maxtor-shared-storage-2.dtb \

	orion5x-netgear-wnr854t.dtb \

	orion5x-rd88f5182-nas.dtb

dtb-$(CONFIG_ARCH_PRIMA2) += \

	prima2-evb.dtb

arch/arm/boot/dts/orion5x-netgear-wnr854t.dts

0 → 100644
+200 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2016 Jamie Lentin <jm@lentin.co.uk>

 *

 * This file is licensed under the terms of the GNU General Public

 * License version 2. This program is licensed "as is" without any

 * warranty of any kind, whether express or implied.

 */



/dts-v1/;



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/input/input.h>

#include "orion5x-mv88f5181.dtsi"



/ {

	model = "Netgear WNR854-t";

	compatible = "netgear,wnr854t", "marvell,orion5x-88f5181",

		     "marvell,orion5x";

	aliases {

		serial0 = &uart0;

	};



	memory {

		reg = <0x00000000 0x2000000>; /* 32 MB */

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};



	soc {

		ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000>,

			 <MBUS_ID(0x09, 0x00) 0 0xf2200000 0x800>,

			 <MBUS_ID(0x01, 0x0f) 0 0xf4000000 0x800000>;

	};



	gpio-keys {

		compatible = "gpio-keys";

		pinctrl-0 = <&pmx_reset_button>;

		pinctrl-names = "default";



		reset {

			label = "Reset Button";

			linux,code = <KEY_RESTART>;

			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;

		};

	};



	gpio-leds {

		compatible = "gpio-leds";

		pinctrl-0 = <&pmx_power_led &pmx_power_led_blink &pmx_wan_led>;

		pinctrl-names = "default";



		led@0 {

			label = "wnr854t:green:power";

			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;

		};



		led@1 {

			label = "wnr854t:blink:power";

			gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;

		};



		led@2 {

			label = "wnr854t:green:wan";

			gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;

		};

	};

};



&devbus_bootcs {

	status = "okay";



	devbus,keep-config;



	flash@0 {

		compatible = "cfi-flash";

		reg = <0 0x800000>;

		bank-width = <2>;



		partitions {

			compatible = "fixed-partitions";

			#address-cells = <1>;

			#size-cells = <1>;



			partition@0 {

				label = "kernel";

				reg = <0x0 0x100000>;

			};



			partition@100000 {

				label = "rootfs";

				reg = <0x100000 0x660000>;

			};



			partition@760000 {

				label = "uboot_env";

				reg = <0x760000 0x20000>;

			};



			partition@780000 {

				label = "uboot";

				reg = <0x780000 0x80000>;

				read-only;

			};

		};

	};

};



&mdio {

	status = "okay";



	switch: switch@0 {

		compatible = "marvell,mv88e6085";

		#address-cells = <1>;

		#size-cells = <0>;

		reg = <0>;

		dsa,member = <0 0>;



		ports {

			#address-cells = <1>;

			#size-cells = <0>;



			port@0 {

				reg = <0>;

				label = "lan3";

			};



			port@1 {

				reg = <1>;

				label = "lan4";

			};



			port@2 {

				reg = <2>;

				label = "wan";

			};



			port@3 {

				reg = <3>;

				label = "cpu";

			};



			port@5 {

				reg = <5>;

				label = "lan1";

			};



			port@7 {

				reg = <7>;

				label = "lan2";

			};

		};

	};

};



&eth {

	status = "okay";



	ethernet-port@0 {

		/* Hardwired to DSA switch */

		speed = <1000>;

		duplex = <1>;

	};

};



&pinctrl {

	pinctrl-0 = <&pmx_pci_gpios>;

	pinctrl-names = "default";



	pmx_power_led: pmx-power-led {

		marvell,pins = "mpp0";

		marvell,function = "gpio";

	};



	pmx_reset_button: pmx-reset-button {

		marvell,pins = "mpp1";

		marvell,function = "gpio";

	};



	pmx_power_led_blink: pmx-power-led-blink {

		marvell,pins = "mpp2";

		marvell,function = "gpio";

	};



	pmx_wan_led: pmx-wan-led {

		marvell,pins = "mpp3";

		marvell,function = "gpio";

	};



	pmx_pci_gpios: pmx-pci-gpios {

		marvell,pins = "mpp4";

		marvell,function = "gpio";

	};

};



&uart0 {

	/* Pin 1: Tx, Pin 7: Rx, Pin 8: Gnd */

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE