Commit b47a8560 authored by Peter Ujfalusi's avatar Peter Ujfalusi Committed by Sekhar Nori
Browse files

ARM: DTS: da850: Enable eDMA1 



The eDMA1 in da850 has only one TPTC and for example MMC1 is HW events are
handled by it.

Signed-off-by: default avatarPeter Ujfalusi <peter.ujfalusi@ti.com>
Tested-by: default avatarSushaanth Srirangapathi <sushaanth.s@ti.com>
Signed-off-by: default avatarSekhar Nori <nsekhar@ti.com>
parent 7a7faedd

arch/arm/boot/dts/da850-enbw-cmc.dts

+4 −0
Original line number Diff line number Diff line
@@ -32,3 +32,7 @@ 
&edma0 {

	ti,edma-reserved-slot-ranges = <32 50>;

};



&edma1 {

	ti,edma-reserved-slot-ranges = <32 90>;

};

arch/arm/boot/dts/da850-evm.dts

+4 −0
Original line number Diff line number Diff line
@@ -246,3 +246,7 @@ 
&edma0 {

	ti,edma-reserved-slot-ranges = <32 50>;

};



&edma1 {

	ti,edma-reserved-slot-ranges = <32 90>;

};

arch/arm/boot/dts/da850.dtsi

+17 −0
Original line number Diff line number Diff line
@@ -173,6 +173,23 @@ 
			interrupts = <32>;

			interrupt-names = "edm3_tcerrint";

		};

		edma1: edma@01e30000 {

			compatible = "ti,edma3-tpcc";

			/* eDMA3 CC1: 0x01e3 0000 - 0x01e3 7fff */

			reg =	<0x230000 0x8000>;

			reg-names = "edma3_cc";

			interrupts = <93 94>;

			interrupt-names = "edma3_ccint", "edma3_ccerrint";

			#dma-cells = <2>;



			ti,tptcs = <&edma1_tptc0 7>;

		};

		edma1_tptc0: tptc@01e38000 {

			compatible = "ti,edma3-tptc";

			reg =	<0x238000 0x400>;

			interrupts = <95>;

			interrupt-names = "edm3_tcerrint";

		};

		serial0: serial@1c42000 {

			compatible = "ns16550a";

			reg = <0x42000 0x100>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE