Commit b3f1b760 authored by Sowjanya Komatineni's avatar Sowjanya Komatineni Committed by Thierry Reding
Browse files

gpu: host1x: mipi: Split tegra_mipi_calibrate() and tegra_mipi_wait() 



SW can trigger MIPI pads calibration any time after power on
but calibration results will be latched and applied to the pads
by MIPI CAL unit only when the link is in LP-11 state and then
status register will be updated.

For CSI, trigger of pads calibration happen during CSI stream
enable where CSI receiver is kept ready prior to sensor or CSI
transmitter stream start.

So, pads may not be in LP-11 at this time and waiting for the
calibration to be done immediate after calibration start will
result in timeout.

This patch splits tegra_mipi_calibrate() and tegra_mipi_wait()
so triggering for calibration and waiting for it to complete can
happen at different stages.

Signed-off-by: default avatarSowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 7d140982

drivers/gpu/drm/tegra/dsi.c

+6 −1
Original line number Diff line number Diff line
@@ -670,6 +670,7 @@ static int tegra_dsi_pad_enable(struct tegra_dsi *dsi) 
static int tegra_dsi_pad_calibrate(struct tegra_dsi *dsi)

{

	u32 value;

	int err;



	/*

	 * XXX Is this still needed? The module reset is deasserted right
@@ -693,7 +694,11 @@ static int tegra_dsi_pad_calibrate(struct tegra_dsi *dsi) 
		DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3);

	tegra_dsi_writel(dsi, value, DSI_PAD_CONTROL_3);



	return tegra_mipi_calibrate(dsi->mipi);

	err = tegra_mipi_calibrate(dsi->mipi);

	if (err < 0)

		return err;



	return tegra_mipi_wait(dsi->mipi);

}



static void tegra_dsi_set_timeout(struct tegra_dsi *dsi, unsigned long bclk,

drivers/gpu/host1x/mipi.c

+13 −4
Original line number Diff line number Diff line
@@ -293,18 +293,29 @@ int tegra_mipi_disable(struct tegra_mipi_device *dev) 
}

EXPORT_SYMBOL(tegra_mipi_disable);



static int tegra_mipi_wait(struct tegra_mipi *mipi)

int tegra_mipi_wait(struct tegra_mipi_device *device)

{

	struct tegra_mipi *mipi = device->mipi;

	void __iomem *status_reg = mipi->regs + (MIPI_CAL_STATUS << 2);

	u32 value;

	int err;



	err = clk_enable(device->mipi->clk);

	if (err < 0)

		return err;



	mutex_lock(&device->mipi->lock);



	err = readl_relaxed_poll_timeout(status_reg, value,

					 !(value & MIPI_CAL_STATUS_ACTIVE) &&

					 (value & MIPI_CAL_STATUS_DONE), 50,

					 250000);

	mutex_unlock(&device->mipi->lock);

	clk_disable(device->mipi->clk);



	return err;

}

EXPORT_SYMBOL(tegra_mipi_wait);



int tegra_mipi_calibrate(struct tegra_mipi_device *device)

{
@@ -370,12 +381,10 @@ int tegra_mipi_calibrate(struct tegra_mipi_device *device) 
	value |= MIPI_CAL_CTRL_START;

	tegra_mipi_writel(device->mipi, value, MIPI_CAL_CTRL);



	err = tegra_mipi_wait(device->mipi);



	mutex_unlock(&device->mipi->lock);

	clk_disable(device->mipi->clk);



	return err;

	return 0;

}

EXPORT_SYMBOL(tegra_mipi_calibrate);

include/linux/host1x.h

+1 −0
Original line number Diff line number Diff line
@@ -334,5 +334,6 @@ void tegra_mipi_free(struct tegra_mipi_device *device); 
int tegra_mipi_enable(struct tegra_mipi_device *device);

int tegra_mipi_disable(struct tegra_mipi_device *device);

int tegra_mipi_calibrate(struct tegra_mipi_device *device);

int tegra_mipi_wait(struct tegra_mipi_device *device);



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE