perf vendor events intel: Update Broadwell events to V22 (b3ab8adc) · Commits · 戴 / test

tools/perf/pmu-events/arch/x86/broadwell/cache.json

+378 −177

File changed.

Preview size limit exceeded, changes collapsed.

tools/perf/pmu-events/arch/x86/broadwell/floating-point.json

+51 −57

Original line number	Diff line number	Diff line
		[
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",
		"PublicDescription": "This event counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",
		"EventCode": "0xC1",
		"Counter": "0,1,2,3",
		"UMask": "0x8",
		@@ -11,7 +11,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",
		"PublicDescription": "This event counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",
		"EventCode": "0xC1",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		@@ -22,7 +22,6 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PEBS": "1",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x1",
		@@ -32,7 +31,6 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PEBS": "1",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x2",
		@@ -42,7 +40,15 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PEBS": "1",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x3",
		"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x4",
		@@ -52,7 +58,6 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PEBS": "1",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x8",
		@@ -62,7 +67,6 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PEBS": "1",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		@@ -72,7 +76,43 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x15",
		"EventName": "FP_ARITH_INST_RETIRED.DOUBLE",
		"SampleAfterValue": "2000006",
		"BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xc7",
		"Counter": "0,1,2,3",
		"UMask": "0x20",
		"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x2a",
		"EventName": "FP_ARITH_INST_RETIRED.SINGLE",
		"SampleAfterValue": "2000005",
		"BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x3c",
		"EventName": "FP_ARITH_INST_RETIRED.PACKED",
		"SampleAfterValue": "2000004",
		"BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PublicDescription": "This event counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",
		"EventCode": "0xCA",
		"Counter": "0,1,2,3",
		"UMask": "0x2",
		@@ -82,7 +122,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",
		"PublicDescription": "This event counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",
		"EventCode": "0xCA",
		"Counter": "0,1,2,3",
		"UMask": "0x4",
		@@ -92,7 +132,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",
		"PublicDescription": "This event counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",
		"EventCode": "0xCA",
		"Counter": "0,1,2,3",
		"UMask": "0x8",
		@@ -102,7 +142,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",
		"PublicDescription": "This event counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",
		"EventCode": "0xCA",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		@@ -121,51 +161,5 @@
		"BriefDescription": "Cycles with any input/output SSE or FP assist",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PEBS": "1",
		"EventCode": "0xc7",
		"Counter": "0,1,2,3",
		"UMask": "0x20",
		"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x3",
		"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x3c",
		"EventName": "FP_ARITH_INST_RETIRED.PACKED",
		"SampleAfterValue": "2000004",
		"BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x2a",
		"EventName": "FP_ARITH_INST_RETIRED.SINGLE",
		"SampleAfterValue": "2000005",
		"BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
		"CounterHTOff": "0,1,2,3"
		},
		{
		"EventCode": "0xC7",
		"Counter": "0,1,2,3",
		"UMask": "0x15",
		"EventName": "FP_ARITH_INST_RETIRED.DOUBLE",
		"SampleAfterValue": "2000006",
		"BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
		"CounterHTOff": "0,1,2,3"
		}
		]
		No newline at end of file

tools/perf/pmu-events/arch/x86/broadwell/frontend.json

+69 −69

Original line number	Diff line number	Diff line
		@@ -10,7 +10,7 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x4",
		@@ -20,80 +20,49 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x8",
		"EventName": "IDQ.DSB_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		"EventName": "IDQ.MS_DSB_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x20",
		"EventName": "IDQ.MS_MITE_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EventName": "IDQ.MS_UOPS",
		"UMask": "0x4",
		"EventName": "IDQ.MITE_CYCLES",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EventName": "IDQ.MS_CYCLES",
		"UMask": "0x8",
		"EventName": "IDQ.DSB_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterMask": "1",
		"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x4",
		"EventName": "IDQ.MITE_CYCLES",
		"UMask": "0x8",
		"EventName": "IDQ.DSB_CYCLES",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x8",
		"EventName": "IDQ.DSB_CYCLES",
		"UMask": "0x10",
		"EventName": "IDQ.MS_DSB_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
		"CounterMask": "1",
		"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		@@ -104,7 +73,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x10",
		@@ -116,7 +85,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x18",
		@@ -127,7 +96,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
		"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x18",
		@@ -138,7 +107,17 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x20",
		"EventName": "IDQ.MS_MITE_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x24",
		@@ -149,7 +128,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x24",
		@@ -160,7 +139,39 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EventName": "IDQ.MS_UOPS",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may bypass the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EventName": "IDQ.MS_CYCLES",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EdgeDetect": "1",
		"EventName": "IDQ.MS_SWITCHES",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may bypass the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x3c",
		@@ -200,7 +211,7 @@
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding ?4 ? x? when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
		"PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
		"EventCode": "0x9C",
		"Counter": "0,1,2,3",
		"UMask": "0x1",
		@@ -263,7 +274,7 @@
		"CounterHTOff": "0,1,2,3"
		},
		{
		"PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0?2 cycles.",
		"PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles.",
		"EventCode": "0xAB",
		"Counter": "0,1,2,3",
		"UMask": "0x2",
		@@ -271,16 +282,5 @@
		"SampleAfterValue": "2000003",
		"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"EventCode": "0x79",
		"Counter": "0,1,2,3",
		"UMask": "0x30",
		"EdgeDetect": "1",
		"EventName": "IDQ.MS_SWITCHES",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		}
		]
		No newline at end of file

tools/perf/pmu-events/arch/x86/broadwell/memory.json

+205 −5

File changed.

Preview size limit exceeded, changes collapsed.

tools/perf/pmu-events/arch/x86/broadwell/other.json

+10 −10

Original line number	Diff line number	Diff line
		@@ -9,16 +9,6 @@
		"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
		"EventCode": "0x5C",
		"Counter": "0,1,2,3",
		"UMask": "0x2",
		"EventName": "CPL_CYCLES.RING123",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts when there is a transition from ring 1,2 or 3 to ring0.",
		"EventCode": "0x5C",
		@@ -31,6 +21,16 @@
		"CounterMask": "1",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
		"EventCode": "0x5C",
		"Counter": "0,1,2,3",
		"UMask": "0x2",
		"EventName": "CPL_CYCLES.RING123",
		"SampleAfterValue": "2000003",
		"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
		"CounterHTOff": "0,1,2,3,4,5,6,7"
		},
		{
		"PublicDescription": "This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.",
		"EventCode": "0x63",

Admin message