Commit b1df0f5c authored by David S. Miller's avatar David S. Miller
Browse files

Merge branch 'mv88e6xxx-rework-reset-and-PPU-code' 



Vivien Didelot says:

====================
net: dsa: mv88e6xxx: rework reset and PPU code

Old Marvell chips (like 88E6060) don't have a PHY Polling Unit (PPU).

Next chips (like 88E6185) have a PPU, which has exclusive access to the
PHY registers, thus must be disabled before access.

Newer chips (like 88E6352) have an indirect mechanism to access the PHY
registers whenever, thus loose control over the PPU (always enabled).

Here's a summary:

Model | PPU? | Has PPU ctrl?  | PPU state readable? | PHY access
----- | ---- | -------------- | ------------------- | ----------
 6060 | no   | no             | no                  | direct
 6185 | yes  | yes, PPUEn bit | yes, PPUState 2-bit | direct w/ PPU dis.
 6352 | yes  | no             | yes, PPUState 1-bit | indirect
 6390 | yes  | no             | yes, InitState bit  | indirect

Depending on the PPU control, a switch may have to restart the PPU when
resetting the switch. Once the switch is reset, we must wait for the PPU
state to be active polling again before accessing the registers.

For that purpose, add new operations to the chips to enable/disable the
PPU, and execute software reset. With these new ops in place, rework the
switch reset code and finally get rid of the MV88E6XXX_FLAG_PPU* flags.

Changes in v3:
  - consider 6097 as 6352 (no PPU ops and use mv88e6352_g1_reset).

Changes in v2:
  - wait in ppu/reset ops so that ppu_polling is not needed anymore.
====================

Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parents 9f9ffdff a199d8b6

drivers/net/dsa/mv88e6xxx/chip.c

+77 −97
Original line number Diff line number Diff line
@@ -527,56 +527,18 @@ int mv88e6xxx_update(struct mv88e6xxx_chip *chip, int addr, int reg, u16 update) 


static int mv88e6xxx_ppu_disable(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int i, err;



	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL,

				 val & ~GLOBAL_CONTROL_PPU_ENABLE);

	if (err)

		return err;



	for (i = 0; i < 16; i++) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &val);

		if (err)

			return err;



		usleep_range(1000, 2000);

		if ((val & GLOBAL_STATUS_PPU_MASK) != GLOBAL_STATUS_PPU_POLLING)

	if (!chip->info->ops->ppu_disable)

		return 0;

	}



	return -ETIMEDOUT;

	return chip->info->ops->ppu_disable(chip);

}



static int mv88e6xxx_ppu_enable(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int i, err;



	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL,

				 val | GLOBAL_CONTROL_PPU_ENABLE);

	if (err)

		return err;



	for (i = 0; i < 16; i++) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &val);

		if (err)

			return err;



		usleep_range(1000, 2000);

		if ((val & GLOBAL_STATUS_PPU_MASK) == GLOBAL_STATUS_PPU_POLLING)

	if (!chip->info->ops->ppu_enable)

		return 0;

	}



	return -ETIMEDOUT;

	return chip->info->ops->ppu_enable(chip);

}



static void mv88e6xxx_ppu_reenable_work(struct work_struct *ugly)
@@ -2356,63 +2318,58 @@ static void mv88e6xxx_port_bridge_leave(struct dsa_switch *ds, int port) 
	mutex_unlock(&chip->reg_lock);

}



static int mv88e6xxx_switch_reset(struct mv88e6xxx_chip *chip)

static int mv88e6xxx_software_reset(struct mv88e6xxx_chip *chip)

{

	bool ppu_active = mv88e6xxx_has(chip, MV88E6XXX_FLAG_PPU_ACTIVE);

	u16 is_reset = (ppu_active ? 0x8800 : 0xc800);

	struct gpio_desc *gpiod = chip->reset;

	unsigned long timeout;

	u16 reg;

	int err;

	int i;

	if (chip->info->ops->reset)

		return chip->info->ops->reset(chip);



	/* Set all ports to the disabled state. */

	for (i = 0; i < mv88e6xxx_num_ports(chip); i++) {

		err = mv88e6xxx_port_set_state(chip, i,

					       PORT_CONTROL_STATE_DISABLED);

		if (err)

			return err;

	return 0;

}



	/* Wait for transmit queues to drain. */

	usleep_range(2000, 4000);

static void mv88e6xxx_hardware_reset(struct mv88e6xxx_chip *chip)

{

	struct gpio_desc *gpiod = chip->reset;



	/* If there is a gpio connected to the reset pin, toggle it */

	/* If there is a GPIO connected to the reset pin, toggle it */

	if (gpiod) {

		gpiod_set_value_cansleep(gpiod, 1);

		usleep_range(10000, 20000);

		gpiod_set_value_cansleep(gpiod, 0);

		usleep_range(10000, 20000);

	}

}



	/* Reset the switch. Keep the PPU active if requested. The PPU

	 * needs to be active to support indirect phy register access

	 * through global registers 0x18 and 0x19.

	 */

	if (ppu_active)

		err = mv88e6xxx_g1_write(chip, 0x04, 0xc000);

	else

		err = mv88e6xxx_g1_write(chip, 0x04, 0xc400);

	if (err)

		return err;

static int mv88e6xxx_disable_ports(struct mv88e6xxx_chip *chip)

{

	int i, err;



	/* Wait up to one second for reset to complete. */

	timeout = jiffies + 1 * HZ;

	while (time_before(jiffies, timeout)) {

		err = mv88e6xxx_g1_read(chip, 0x00, &reg);

	/* Set all ports to the Disabled state */

	for (i = 0; i < mv88e6xxx_num_ports(chip); i++) {

		err = mv88e6xxx_port_set_state(chip, i,

					       PORT_CONTROL_STATE_DISABLED);

		if (err)

			return err;

	}



		if ((reg & is_reset) == is_reset)

			break;

		usleep_range(1000, 2000);

	/* Wait for transmit queues to drain,

	 * i.e. 2ms for a maximum frame to be transmitted at 10 Mbps.

	 */

	usleep_range(2000, 4000);



	return 0;

}

	if (time_after(jiffies, timeout))

		err = -ETIMEDOUT;

	else

		err = 0;



static int mv88e6xxx_switch_reset(struct mv88e6xxx_chip *chip)

{

	int err;



	err = mv88e6xxx_disable_ports(chip);

	if (err)

		return err;



	mv88e6xxx_hardware_reset(chip);



	return mv88e6xxx_software_reset(chip);

}



static int mv88e6xxx_serdes_power_on(struct mv88e6xxx_chip *chip)
@@ -2749,22 +2706,12 @@ static int mv88e6xxx_g1_setup(struct mv88e6xxx_chip *chip) 
{

	struct dsa_switch *ds = chip->ds;

	u32 upstream_port = dsa_upstream_port(ds);

	u16 reg;

	int err;



	/* Enable the PHY Polling Unit if present, don't discard any packets,

	 * and mask all interrupt sources.

	 */

	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &reg);

	if (err < 0)

		return err;



	reg &= ~GLOBAL_CONTROL_PPU_ENABLE;

	if (mv88e6xxx_has(chip, MV88E6XXX_FLAG_PPU) ||

	    mv88e6xxx_has(chip, MV88E6XXX_FLAG_PPU_ACTIVE))

		reg |= GLOBAL_CONTROL_PPU_ENABLE;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL, reg);

	err = mv88e6xxx_ppu_enable(chip);

	if (err)

		return err;
@@ -3226,6 +3173,9 @@ static const struct mv88e6xxx_ops mv88e6085_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.ppu_enable = mv88e6185_g1_ppu_enable,

	.ppu_disable = mv88e6185_g1_ppu_disable,

	.reset = mv88e6185_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6095_ops = {
@@ -3243,6 +3193,9 @@ static const struct mv88e6xxx_ops mv88e6095_ops = { 
	.stats_get_strings = mv88e6095_stats_get_strings,

	.stats_get_stats = mv88e6095_stats_get_stats,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.ppu_enable = mv88e6185_g1_ppu_enable,

	.ppu_disable = mv88e6185_g1_ppu_disable,

	.reset = mv88e6185_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6097_ops = {
@@ -3267,6 +3220,7 @@ static const struct mv88e6xxx_ops mv88e6097_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6123_ops = {
@@ -3286,6 +3240,7 @@ static const struct mv88e6xxx_ops mv88e6123_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6131_ops = {
@@ -3310,6 +3265,9 @@ static const struct mv88e6xxx_ops mv88e6131_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.ppu_enable = mv88e6185_g1_ppu_enable,

	.ppu_disable = mv88e6185_g1_ppu_disable,

	.reset = mv88e6185_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6161_ops = {
@@ -3334,6 +3292,7 @@ static const struct mv88e6xxx_ops mv88e6161_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6165_ops = {
@@ -3351,6 +3310,7 @@ static const struct mv88e6xxx_ops mv88e6165_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6171_ops = {
@@ -3376,6 +3336,7 @@ static const struct mv88e6xxx_ops mv88e6171_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6172_ops = {
@@ -3403,6 +3364,7 @@ static const struct mv88e6xxx_ops mv88e6172_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6175_ops = {
@@ -3428,6 +3390,7 @@ static const struct mv88e6xxx_ops mv88e6175_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6176_ops = {
@@ -3455,6 +3418,7 @@ static const struct mv88e6xxx_ops mv88e6176_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6185_ops = {
@@ -3475,6 +3439,9 @@ static const struct mv88e6xxx_ops mv88e6185_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.ppu_enable = mv88e6185_g1_ppu_enable,

	.ppu_disable = mv88e6185_g1_ppu_disable,

	.reset = mv88e6185_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6190_ops = {
@@ -3499,6 +3466,7 @@ static const struct mv88e6xxx_ops mv88e6190_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6190x_ops = {
@@ -3523,6 +3491,7 @@ static const struct mv88e6xxx_ops mv88e6190x_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6191_ops = {
@@ -3547,6 +3516,7 @@ static const struct mv88e6xxx_ops mv88e6191_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6240_ops = {
@@ -3574,6 +3544,7 @@ static const struct mv88e6xxx_ops mv88e6240_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6290_ops = {
@@ -3598,6 +3569,7 @@ static const struct mv88e6xxx_ops mv88e6290_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6320_ops = {
@@ -3624,6 +3596,7 @@ static const struct mv88e6xxx_ops mv88e6320_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6321_ops = {
@@ -3649,6 +3622,7 @@ static const struct mv88e6xxx_ops mv88e6321_ops = { 
	.stats_get_stats = mv88e6320_stats_get_stats,

	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6350_ops = {
@@ -3674,6 +3648,7 @@ static const struct mv88e6xxx_ops mv88e6350_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6351_ops = {
@@ -3699,6 +3674,7 @@ static const struct mv88e6xxx_ops mv88e6351_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6352_ops = {
@@ -3726,6 +3702,7 @@ static const struct mv88e6xxx_ops mv88e6352_ops = { 
	.g1_set_cpu_port = mv88e6095_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6095_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6095_g2_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6390_ops = {
@@ -3752,6 +3729,7 @@ static const struct mv88e6xxx_ops mv88e6390_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6390x_ops = {
@@ -3778,6 +3756,7 @@ static const struct mv88e6xxx_ops mv88e6390x_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static const struct mv88e6xxx_ops mv88e6391_ops = {
@@ -3802,6 +3781,7 @@ static const struct mv88e6xxx_ops mv88e6391_ops = { 
	.g1_set_cpu_port = mv88e6390_g1_set_cpu_port,

	.g1_set_egress_port = mv88e6390_g1_set_egress_port,

	.mgmt_rsvd2cpu = mv88e6390_g1_mgmt_rsvd2cpu,

	.reset = mv88e6352_g1_reset,

};



static int mv88e6xxx_verify_madatory_ops(struct mv88e6xxx_chip *chip,
@@ -4241,13 +4221,13 @@ static struct mv88e6xxx_chip *mv88e6xxx_alloc_chip(struct device *dev) 


static void mv88e6xxx_phy_init(struct mv88e6xxx_chip *chip)

{

	if (mv88e6xxx_has(chip, MV88E6XXX_FLAG_PPU))

	if (chip->info->ops->ppu_enable && chip->info->ops->ppu_disable)

		mv88e6xxx_ppu_state_init(chip);

}



static void mv88e6xxx_phy_destroy(struct mv88e6xxx_chip *chip)

{

	if (mv88e6xxx_has(chip, MV88E6XXX_FLAG_PPU))

	if (chip->info->ops->ppu_enable && chip->info->ops->ppu_disable)

		mv88e6xxx_ppu_state_destroy(chip);

}

drivers/net/dsa/mv88e6xxx/global1.c

+178 −0
Original line number Diff line number Diff line
@@ -33,6 +33,184 @@ int mv88e6xxx_g1_wait(struct mv88e6xxx_chip *chip, int reg, u16 mask) 
	return mv88e6xxx_wait(chip, chip->info->global1_addr, reg, mask);

}



/* Offset 0x00: Switch Global Status Register */



static int mv88e6185_g1_wait_ppu_disabled(struct mv88e6xxx_chip *chip)

{

	u16 state;

	int i, err;



	for (i = 0; i < 16; i++) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &state);

		if (err)

			return err;



		/* Check the value of the PPUState bits 15:14 */

		state &= GLOBAL_STATUS_PPU_STATE_MASK;

		if (state != GLOBAL_STATUS_PPU_STATE_POLLING)

			return 0;



		usleep_range(1000, 2000);

	}



	return -ETIMEDOUT;

}



static int mv88e6185_g1_wait_ppu_polling(struct mv88e6xxx_chip *chip)

{

	u16 state;

	int i, err;



	for (i = 0; i < 16; ++i) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &state);

		if (err)

			return err;



		/* Check the value of the PPUState bits 15:14 */

		state &= GLOBAL_STATUS_PPU_STATE_MASK;

		if (state == GLOBAL_STATUS_PPU_STATE_POLLING)

			return 0;



		usleep_range(1000, 2000);

	}



	return -ETIMEDOUT;

}



static int mv88e6352_g1_wait_ppu_polling(struct mv88e6xxx_chip *chip)

{

	u16 state;

	int i, err;



	for (i = 0; i < 16; ++i) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &state);

		if (err)

			return err;



		/* Check the value of the PPUState (or InitState) bit 15 */

		if (state & GLOBAL_STATUS_PPU_STATE)

			return 0;



		usleep_range(1000, 2000);

	}



	return -ETIMEDOUT;

}



static int mv88e6xxx_g1_wait_init_ready(struct mv88e6xxx_chip *chip)

{

	const unsigned long timeout = jiffies + 1 * HZ;

	u16 val;

	int err;



	/* Wait up to 1 second for the switch to be ready. The InitReady bit 11

	 * is set to a one when all units inside the device (ATU, VTU, etc.)

	 * have finished their initialization and are ready to accept frames.

	 */

	while (time_before(jiffies, timeout)) {

		err = mv88e6xxx_g1_read(chip, GLOBAL_STATUS, &val);

		if (err)

			return err;



		if (val & GLOBAL_STATUS_INIT_READY)

			break;



		usleep_range(1000, 2000);

	}



	if (time_after(jiffies, timeout))

		return -ETIMEDOUT;



	return 0;

}



/* Offset 0x04: Switch Global Control Register */



int mv88e6185_g1_reset(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int err;



	/* Set the SWReset bit 15 along with the PPUEn bit 14, to also restart

	 * the PPU, including re-doing PHY detection and initialization

	 */

	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	val |= GLOBAL_CONTROL_SW_RESET;

	val |= GLOBAL_CONTROL_PPU_ENABLE;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL, val);

	if (err)

		return err;



	err = mv88e6xxx_g1_wait_init_ready(chip);

	if (err)

		return err;



	return mv88e6185_g1_wait_ppu_polling(chip);

}



int mv88e6352_g1_reset(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int err;



	/* Set the SWReset bit 15 */

	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	val |= GLOBAL_CONTROL_SW_RESET;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL, val);

	if (err)

		return err;



	err = mv88e6xxx_g1_wait_init_ready(chip);

	if (err)

		return err;



	return mv88e6352_g1_wait_ppu_polling(chip);

}



int mv88e6185_g1_ppu_enable(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int err;



	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	val |= GLOBAL_CONTROL_PPU_ENABLE;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL, val);

	if (err)

		return err;



	return mv88e6185_g1_wait_ppu_polling(chip);

}



int mv88e6185_g1_ppu_disable(struct mv88e6xxx_chip *chip)

{

	u16 val;

	int err;



	err = mv88e6xxx_g1_read(chip, GLOBAL_CONTROL, &val);

	if (err)

		return err;



	val &= ~GLOBAL_CONTROL_PPU_ENABLE;



	err = mv88e6xxx_g1_write(chip, GLOBAL_CONTROL, val);

	if (err)

		return err;



	return mv88e6185_g1_wait_ppu_disabled(chip);

}



/* Offset 0x1a: Monitor Control */

/* Offset 0x1a: Monitor & MGMT Control on some devices */

drivers/net/dsa/mv88e6xxx/global1.h

+7 −0
Original line number Diff line number Diff line
@@ -19,6 +19,13 @@ 
int mv88e6xxx_g1_read(struct mv88e6xxx_chip *chip, int reg, u16 *val);

int mv88e6xxx_g1_write(struct mv88e6xxx_chip *chip, int reg, u16 val);

int mv88e6xxx_g1_wait(struct mv88e6xxx_chip *chip, int reg, u16 mask);



int mv88e6185_g1_reset(struct mv88e6xxx_chip *chip);

int mv88e6352_g1_reset(struct mv88e6xxx_chip *chip);



int mv88e6185_g1_ppu_enable(struct mv88e6xxx_chip *chip);

int mv88e6185_g1_ppu_disable(struct mv88e6xxx_chip *chip);



int mv88e6xxx_g1_stats_wait(struct mv88e6xxx_chip *chip);

int mv88e6xxx_g1_stats_snapshot(struct mv88e6xxx_chip *chip, int port);

int mv88e6320_g1_stats_snapshot(struct mv88e6xxx_chip *chip, int port);

drivers/net/dsa/mv88e6xxx/mv88e6xxx.h

+13 −21
Original line number Diff line number Diff line
@@ -193,12 +193,12 @@ 


#define GLOBAL_STATUS		0x00

#define GLOBAL_STATUS_PPU_STATE BIT(15) /* 6351 and 6171 */

/* Two bits for 6165, 6185 etc */

#define GLOBAL_STATUS_PPU_MASK		(0x3 << 14)

#define GLOBAL_STATUS_PPU_DISABLED_RST	(0x0 << 14)

#define GLOBAL_STATUS_PPU_INITIALIZING	(0x1 << 14)

#define GLOBAL_STATUS_PPU_DISABLED	(0x2 << 14)

#define GLOBAL_STATUS_PPU_POLLING	(0x3 << 14)

#define GLOBAL_STATUS_PPU_STATE_MASK		(0x3 << 14) /* 6165 6185 */

#define GLOBAL_STATUS_PPU_STATE_DISABLED_RST	(0x0 << 14)

#define GLOBAL_STATUS_PPU_STATE_INITIALIZING	(0x1 << 14)

#define GLOBAL_STATUS_PPU_STATE_DISABLED	(0x2 << 14)

#define GLOBAL_STATUS_PPU_STATE_POLLING		(0x3 << 14)

#define GLOBAL_STATUS_INIT_READY	BIT(11)

#define GLOBAL_STATUS_IRQ_AVB		8

#define GLOBAL_STATUS_IRQ_DEVICE	7

#define GLOBAL_STATUS_IRQ_STATS		6
@@ -490,12 +490,6 @@ enum mv88e6xxx_cap { 
	MV88E6XXX_CAP_G2_PVT_DATA,	/* (0x0c) Cross Chip Port VLAN Data */

	MV88E6XXX_CAP_G2_POT,		/* (0x0f) Priority Override Table */



	/* PHY Polling Unit.

	 * See GLOBAL_CONTROL_PPU_ENABLE and GLOBAL_STATUS_PPU_POLLING.

	 */

	MV88E6XXX_CAP_PPU,

	MV88E6XXX_CAP_PPU_ACTIVE,



	/* Per VLAN Spanning Tree Unit (STU).

	 * The Port State database, if present, is accessed through VTU

	 * operations and dedicated SID registers. See GLOBAL_VTU_SID.
@@ -537,8 +531,6 @@ enum mv88e6xxx_cap { 
#define MV88E6XXX_FLAG_G2_PVT_DATA	BIT_ULL(MV88E6XXX_CAP_G2_PVT_DATA)

#define MV88E6XXX_FLAG_G2_POT		BIT_ULL(MV88E6XXX_CAP_G2_POT)



#define MV88E6XXX_FLAG_PPU		BIT_ULL(MV88E6XXX_CAP_PPU)

#define MV88E6XXX_FLAG_PPU_ACTIVE	BIT_ULL(MV88E6XXX_CAP_PPU_ACTIVE)

#define MV88E6XXX_FLAG_STU		BIT_ULL(MV88E6XXX_CAP_STU)

#define MV88E6XXX_FLAG_TEMP		BIT_ULL(MV88E6XXX_CAP_TEMP)

#define MV88E6XXX_FLAG_TEMP_LIMIT	BIT_ULL(MV88E6XXX_CAP_TEMP_LIMIT)
@@ -567,7 +559,6 @@ enum mv88e6xxx_cap { 
#define MV88E6XXX_FLAGS_FAMILY_6095	\

	(MV88E6XXX_FLAG_GLOBAL2 |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAG_PPU |		\

	 MV88E6XXX_FLAG_VTU |		\

	 MV88E6XXX_FLAGS_MULTI_CHIP)
@@ -578,7 +569,6 @@ enum mv88e6xxx_cap { 
	 MV88E6XXX_FLAG_G2_MGMT_EN_2X |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAG_G2_POT |	\

	 MV88E6XXX_FLAG_PPU |		\

	 MV88E6XXX_FLAG_STU |		\

	 MV88E6XXX_FLAG_VTU |		\

	 MV88E6XXX_FLAGS_IRL |		\
@@ -605,7 +595,6 @@ enum mv88e6xxx_cap { 
	 MV88E6XXX_FLAG_G2_INT |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAGS_MULTI_CHIP |	\

	 MV88E6XXX_FLAG_PPU |		\

	 MV88E6XXX_FLAG_VTU)



#define MV88E6XXX_FLAGS_FAMILY_6320	\
@@ -614,7 +603,6 @@ enum mv88e6xxx_cap { 
	 MV88E6XXX_FLAG_G2_MGMT_EN_2X |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAG_G2_POT |	\

	 MV88E6XXX_FLAG_PPU_ACTIVE |	\

	 MV88E6XXX_FLAG_TEMP |		\

	 MV88E6XXX_FLAG_TEMP_LIMIT |	\

	 MV88E6XXX_FLAG_VTU |		\
@@ -630,7 +618,6 @@ enum mv88e6xxx_cap { 
	 MV88E6XXX_FLAG_G2_MGMT_EN_2X |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAG_G2_POT |	\

	 MV88E6XXX_FLAG_PPU_ACTIVE |	\

	 MV88E6XXX_FLAG_STU |		\

	 MV88E6XXX_FLAG_TEMP |		\

	 MV88E6XXX_FLAG_VTU |		\
@@ -647,7 +634,6 @@ enum mv88e6xxx_cap { 
	 MV88E6XXX_FLAG_G2_MGMT_EN_2X |	\

	 MV88E6XXX_FLAG_G2_MGMT_EN_0X |	\

	 MV88E6XXX_FLAG_G2_POT |	\

	 MV88E6XXX_FLAG_PPU_ACTIVE |	\

	 MV88E6XXX_FLAG_STU |		\

	 MV88E6XXX_FLAG_TEMP |		\

	 MV88E6XXX_FLAG_TEMP_LIMIT |	\
@@ -662,7 +648,6 @@ struct mv88e6xxx_ops; 
#define MV88E6XXX_FLAGS_FAMILY_6390	\

	(MV88E6XXX_FLAG_EEE |		\

	 MV88E6XXX_FLAG_GLOBAL2 |	\

	 MV88E6XXX_FLAG_PPU_ACTIVE |	\

	 MV88E6XXX_FLAG_STU |		\

	 MV88E6XXX_FLAG_TEMP |		\

	 MV88E6XXX_FLAG_TEMP_LIMIT |	\
@@ -792,6 +777,13 @@ struct mv88e6xxx_ops { 
	int (*phy_write)(struct mv88e6xxx_chip *chip, int addr, int reg,

			 u16 val);



	/* PHY Polling Unit (PPU) operations */

	int (*ppu_enable)(struct mv88e6xxx_chip *chip);

	int (*ppu_disable)(struct mv88e6xxx_chip *chip);



	/* Switch Software Reset */

	int (*reset)(struct mv88e6xxx_chip *chip);



	/* RGMII Receive/Transmit Timing Control

	 * Add delay on PHY_INTERFACE_MODE_RGMII_*ID, no delay otherwise.

	 */

CRA Git | Maintained and supported by SUSTech CRA and CCSE