Commit b1569380 authored by Colin Didier's avatar Colin Didier Committed by Stephen Boyd
Browse files

clk: imx6: add EPIT clock support 



Add EPIT clock support to the i.MX6Q clocking infrastructure.

Signed-off-by: default avatarColin Didier <colin.didier@devialet.com>
Signed-off-by: default avatarClément Peron <clement.peron@devialet.com>
Reviewed-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 60cc43fc

drivers/clk/imx/clk-imx6q.c

+2 −0
Original line number Diff line number Diff line
@@ -753,6 +753,8 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node) 
	else

		clk[IMX6Q_CLK_ECSPI5] = imx_clk_gate2("ecspi5",        "ecspi_root",        base + 0x6c, 8);

	clk[IMX6QDL_CLK_ENET]         = imx_clk_gate2("enet",          "ipg",               base + 0x6c, 10);

	clk[IMX6QDL_CLK_EPIT1]        = imx_clk_gate2("epit1",         "ipg",               base + 0x6c, 12);

	clk[IMX6QDL_CLK_EPIT2]        = imx_clk_gate2("epit2",         "ipg",               base + 0x6c, 14);

	clk[IMX6QDL_CLK_ESAI_EXTAL]   = imx_clk_gate2_shared("esai_extal",   "esai_podf",   base + 0x6c, 16, &share_count_esai);

	clk[IMX6QDL_CLK_ESAI_IPG]     = imx_clk_gate2_shared("esai_ipg",   "ahb",           base + 0x6c, 16, &share_count_esai);

	clk[IMX6QDL_CLK_ESAI_MEM]     = imx_clk_gate2_shared("esai_mem", "ahb",             base + 0x6c, 16, &share_count_esai);

include/dt-bindings/clock/imx6qdl-clock.h

+3 −1
Original line number Diff line number Diff line
@@ -271,6 +271,8 @@ 
#define IMX6QDL_CLK_PRE_AXI			258

#define IMX6QDL_CLK_MLB_SEL			259

#define IMX6QDL_CLK_MLB_PODF			260

#define IMX6QDL_CLK_END				261

#define IMX6QDL_CLK_EPIT1			261

#define IMX6QDL_CLK_EPIT2			262

#define IMX6QDL_CLK_END				263



#endif /* __DT_BINDINGS_CLOCK_IMX6QDL_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE