Commit b12e0ee2 authored by Chris Wilson's avatar Chris Wilson
Browse files

drm/i915: Enable RC6 immediately 

Now that PCU communication is reasonably fast, we do not need to defer
RC6 initialisation to a workqueue.

References: https://bugs.freedesktop.org/show_bug.cgi?id=97017


Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
parent 65fe29ee

drivers/gpu/drm/i915/i915_drv.c

+3 −2
Original line number Diff line number Diff line
@@ -1630,7 +1630,6 @@ static int i915_drm_resume(struct drm_device *dev) 


	intel_opregion_notify_adapter(dev_priv, PCI_D0);



	intel_autoenable_gt_powersave(dev_priv);

	drm_kms_helper_poll_enable(dev);



	enable_rpm_wakeref_asserts(dev_priv);
@@ -1812,7 +1811,8 @@ int i915_reset(struct drm_i915_private *dev_priv) 
	 * previous concerns that it doesn't respond well to some forms

	 * of re-init after reset.

	 */

	intel_autoenable_gt_powersave(dev_priv);

	if (INTEL_GEN(dev_priv) > 5)

		intel_enable_gt_powersave(dev_priv);



	return 0;
@@ -2440,6 +2440,7 @@ static int intel_runtime_resume(struct device *device) 
	i915_gem_init_swizzling(dev);



	intel_runtime_pm_enable_interrupts(dev_priv);

	intel_enable_gt_powersave(dev_priv);



	/*

	 * On VLV/CHV display interrupts are part of the display

drivers/gpu/drm/i915/i915_drv.h

+0 −1
Original line number Diff line number Diff line
@@ -1192,7 +1192,6 @@ struct intel_gen6_power_mgmt { 
	bool client_boost;



	bool enabled;

	struct delayed_work autoenable_work;

	unsigned boosts;



	/* manual wa residency calculations */

drivers/gpu/drm/i915/i915_gem.c

+0 −2
Original line number Diff line number Diff line
@@ -4355,8 +4355,6 @@ i915_gem_suspend(struct drm_device *dev) 
	struct drm_i915_private *dev_priv = to_i915(dev);

	int ret = 0;



	intel_suspend_gt_powersave(dev_priv);



	mutex_lock(&dev->struct_mutex);



	/* We have to flush all the executing contexts to main memory so

drivers/gpu/drm/i915/i915_gem_request.c

+0 −1
Original line number Diff line number Diff line
@@ -405,7 +405,6 @@ static void i915_gem_mark_busy(const struct intel_engine_cs *engine) 
	intel_runtime_pm_get_noresume(dev_priv);

	dev_priv->gt.awake = true;



	intel_enable_gt_powersave(dev_priv);

	i915_update_gfx_val(dev_priv);

	if (INTEL_GEN(dev_priv) >= 6)

		gen6_rps_busy(dev_priv);

drivers/gpu/drm/i915/intel_display.c

+1 −0
Original line number Diff line number Diff line
@@ -15502,6 +15502,7 @@ void intel_modeset_init_hw(struct drm_device *dev) 
	dev_priv->atomic_cdclk_freq = dev_priv->cdclk_freq;



	intel_init_clock_gating(dev);

	intel_enable_gt_powersave(dev_priv);

}



/*

CRA Git | Maintained and supported by SUSTech CRA and CCSE