Commit b0c4b9f3 authored by Mesih Kilinc's avatar Mesih Kilinc Committed by Marc Zyngier
Browse files

irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s 



This patch adds support for suniv Allwinner ARMv5 F1C100s SoC which has
stripped version of interrupt controller that found in A10/A13.

Signed-off-by: default avatarMesih Kilinc <mesihkilinc@gmail.com>
Acked-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
parent d4fc2ea0

drivers/irqchip/irq-sun4i.c

+37 −10
Original line number Diff line number Diff line
@@ -32,6 +32,8 @@ 
#define SUN4I_IRQ_MASK_REG(data, x)	((data)->mask_reg_offset + 0x4 * x)

#define SUN4I_IRQ_ENABLE_REG_OFFSET	0x40

#define SUN4I_IRQ_MASK_REG_OFFSET	0x50

#define SUNIV_IRQ_ENABLE_REG_OFFSET	0x20

#define SUNIV_IRQ_MASK_REG_OFFSET	0x30



struct sun4i_irq_chip_data {

	void __iomem *irq_base;
@@ -105,15 +107,6 @@ static const struct irq_domain_ops sun4i_irq_ops = { 
static int __init sun4i_of_init(struct device_node *node,

				struct device_node *parent)

{

	irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL);

	if (!irq_ic_data) {

		pr_err("kzalloc failed!\n");

		return -ENOMEM;

	}



	irq_ic_data->enable_reg_offset = SUN4I_IRQ_ENABLE_REG_OFFSET;

	irq_ic_data->mask_reg_offset = SUN4I_IRQ_MASK_REG_OFFSET;



	irq_ic_data->irq_base = of_iomap(node, 0);

	if (!irq_ic_data->irq_base)

		panic("%pOF: unable to map IC registers\n",
@@ -149,7 +142,41 @@ static int __init sun4i_of_init(struct device_node *node, 


	return 0;

}

IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_of_init);



static int __init sun4i_ic_of_init(struct device_node *node,

				   struct device_node *parent)

{

	irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL);

	if (!irq_ic_data) {

		pr_err("kzalloc failed!\n");

		return -ENOMEM;

	}



	irq_ic_data->enable_reg_offset = SUN4I_IRQ_ENABLE_REG_OFFSET;

	irq_ic_data->mask_reg_offset = SUN4I_IRQ_MASK_REG_OFFSET;



	return sun4i_of_init(node, parent);

}



IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_ic_of_init);



static int __init suniv_ic_of_init(struct device_node *node,

				   struct device_node *parent)

{

	irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL);

	if (!irq_ic_data) {

		pr_err("kzalloc failed!\n");

		return -ENOMEM;

	}



	irq_ic_data->enable_reg_offset = SUNIV_IRQ_ENABLE_REG_OFFSET;

	irq_ic_data->mask_reg_offset = SUNIV_IRQ_MASK_REG_OFFSET;



	return sun4i_of_init(node, parent);

}



IRQCHIP_DECLARE(allwinner_sunvi_ic, "allwinner,suniv-f1c100s-ic",

		suniv_ic_of_init);



static void __exception_irq_entry sun4i_handle_irq(struct pt_regs *regs)

{

CRA Git | Maintained and supported by SUSTech CRA and CCSE