Commit ae99fc35 authored by Joseph Greathouse's avatar Joseph Greathouse Committed by Alex Deucher
Browse files

drm/amdgpu: add defines for DF and TCP Hashing 



On Arcturus, we need TC channel hashing, which is set by the
driver, to match DF hashing, which is set by VBIOS. To match
these, we plan to query the DF information and then properly
set the TC configuration bits to match them.

This patch adds the required fields to register definitions
in preparation for a future patch which will use them.

Signed-off-by: default avatarJoseph Greathouse <Joseph.Greathouse@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent bdf84a80

drivers/gpu/drm/amd/include/asic_reg/df/df_3_6_offset.h

+3 −0
Original line number Diff line number Diff line
@@ -27,6 +27,9 @@ 
#define mmDF_PIE_AON0_DfGlobalClkGater									0x00fc

#define mmDF_PIE_AON0_DfGlobalClkGater_BASE_IDX								0



#define mmDF_CS_UMC_AON0_DfGlobalCtrl									0x00fe

#define mmDF_CS_UMC_AON0_DfGlobalCtrl_BASE_IDX								0



#define mmDF_CS_UMC_AON0_DramBaseAddress0								0x0044

#define mmDF_CS_UMC_AON0_DramBaseAddress0_BASE_IDX							0

drivers/gpu/drm/amd/include/asic_reg/df/df_3_6_sh_mask.h

+8 −0
Original line number Diff line number Diff line
@@ -33,6 +33,14 @@ 
#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode__SHIFT							0x0

#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK							0x0000000FL



/* DF_CS_UMC_AON0_DfGlobalCtrl */

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl64K__SHIFT						0x14

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl2M__SHIFT						0x15

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl1G__SHIFT						0x16

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl64K_MASK						0x00100000L

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl2M_MASK						0x00200000L

#define DF_CS_UMC_AON0_DfGlobalCtrl__GlbHashIntlvCtl1G_MASK						0x00400000L



/* DF_CS_AON0_DramBaseAddress0 */

#define DF_CS_UMC_AON0_DramBaseAddress0__AddrRngVal__SHIFT						0x0

#define DF_CS_UMC_AON0_DramBaseAddress0__LgcyMmioHoleEn__SHIFT						0x1

drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h

+6 −0
Original line number Diff line number Diff line
@@ -8739,10 +8739,16 @@ 
#define TCP_ADDR_CONFIG__NUM_BANKS__SHIFT                                                                     0x4

#define TCP_ADDR_CONFIG__COLHI_WIDTH__SHIFT                                                                   0x6

#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI__SHIFT                                                                0x9

#define TCP_ADDR_CONFIG__ENABLE64KHASH__SHIFT                                                                 0xb

#define TCP_ADDR_CONFIG__ENABLE2MHASH__SHIFT                                                                  0xc

#define TCP_ADDR_CONFIG__ENABLE1GHASH__SHIFT                                                                  0xd

#define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK                                                                   0x0000000FL

#define TCP_ADDR_CONFIG__NUM_BANKS_MASK                                                                       0x00000030L

#define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK                                                                     0x000001C0L

#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK                                                                  0x00000200L

#define TCP_ADDR_CONFIG__ENABLE64KHASH_MASK                                                                   0x00000800L

#define TCP_ADDR_CONFIG__ENABLE2MHASH_MASK                                                                    0x00001000L

#define TCP_ADDR_CONFIG__ENABLE1GHASH_MASK                                                                    0x00002000L

//TCP_CREDIT

#define TCP_CREDIT__LFIFO_CREDIT__SHIFT                                                                       0x0

#define TCP_CREDIT__REQ_FIFO_CREDIT__SHIFT                                                                    0x10

CRA Git | Maintained and supported by SUSTech CRA and CCSE