Commit a9c62e00 authored by Mike Marciniszyn's avatar Mike Marciniszyn Committed by Jason Gunthorpe
Browse files

IB/hfi1: Add selected Rcv counters 



These counters are required for error analysis and debug.

Reviewed-by: default avatarDennis Dalessandro <dennis.dalessandro@intel.com>
Signed-off-by: default avatarMike Marciniszyn <mike.marciniszyn@intel.com>
Signed-off-by: default avatarDennis Dalessandro <dennis.dalessandro@intel.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@mellanox.com>
parent d40f69c9

drivers/infiniband/hw/hfi1/chip.c

+3 −0
Original line number Diff line number Diff line
@@ -4104,6 +4104,9 @@ def_access_ibp_counter(seq_naks); 


static struct cntr_entry dev_cntrs[DEV_CNTR_LAST] = {

[C_RCV_OVF] = RXE32_DEV_CNTR_ELEM(RcvOverflow, RCV_BUF_OVFL_CNT, CNTR_SYNTH),

[C_RX_LEN_ERR] = RXE32_DEV_CNTR_ELEM(RxLenErr, RCV_LENGTH_ERR_CNT, CNTR_SYNTH),

[C_RX_ICRC_ERR] = RXE32_DEV_CNTR_ELEM(RxICrcErr, RCV_ICRC_ERR_CNT, CNTR_SYNTH),

[C_RX_EBP] = RXE32_DEV_CNTR_ELEM(RxEbpCnt, RCV_EBP_CNT, CNTR_SYNTH),

[C_RX_TID_FULL] = RXE32_DEV_CNTR_ELEM(RxTIDFullEr, RCV_TID_FULL_ERR_CNT,

			CNTR_NORMAL),

[C_RX_TID_INVALID] = RXE32_DEV_CNTR_ELEM(RxTIDInvalid, RCV_TID_VALID_ERR_CNT,

drivers/infiniband/hw/hfi1/chip.h

+3 −0
Original line number Diff line number Diff line
@@ -858,6 +858,9 @@ static inline int idx_from_vl(int vl) 
/* Per device counter indexes */

enum {

	C_RCV_OVF = 0,

	C_RX_LEN_ERR,

	C_RX_ICRC_ERR,

	C_RX_EBP,

	C_RX_TID_FULL,

	C_RX_TID_INVALID,

	C_RX_TID_FLGMS,

drivers/infiniband/hw/hfi1/chip_registers.h

+3 −0
Original line number Diff line number Diff line
@@ -380,6 +380,9 @@ 
#define DC_LCB_PRF_TX_FLIT_CNT (DC_LCB_CSRS + 0x000000000418)

#define DC_LCB_STS_LINK_TRANSFER_ACTIVE (DC_LCB_CSRS + 0x000000000468)

#define DC_LCB_STS_ROUND_TRIP_LTP_CNT (DC_LCB_CSRS + 0x0000000004B0)

#define RCV_LENGTH_ERR_CNT 0

#define RCV_ICRC_ERR_CNT 6

#define RCV_EBP_CNT 9

#define RCV_BUF_OVFL_CNT 10

#define RCV_CONTEXT_EGR_STALL 22

#define RCV_DATA_PKT_CNT 0

CRA Git | Maintained and supported by SUSTech CRA and CCSE