+10
−1
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
Some OSes (Linux, Xen) use this behavior to clear the Remote IRR bit for
IOAPICs without an EOI register. They simulate the EOI message manually
by changing the trigger mode to edge and then back to level, with the
entry being masked during this.
QEMU implements this feature in commit ed1263c363c9
("ioapic: clear remote irr bit for edge-triggered interrupts")
As a side effect, this commit removes an incorrect behavior where Remote
IRR was cleared when the redirection table entry was rewritten. This is not
consistent with the manual and also opens an opportunity for a strange
behavior when a redirection table entry is modified from an interrupt
handler that handles the same entry: The modification will clear the
Remote IRR bit even though the interrupt handler is still running.
Signed-off-by:
Nikita Leshenko <nikita.leshchenko@oracle.com>
Reviewed-by:
Liran Alon <liran.alon@oracle.com>
Signed-off-by:
Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Reviewed-by:
Wanpeng Li <wanpeng.li@hotmail.com>
Reviewed-by:
Steve Rutherford <srutherford@google.com>
Signed-off-by:
Radim Krčmář <rkrcmar@redhat.com>
CRA Git | Maintained and supported by SUSTech CRA and CCSE