Commit a6ae41b5 authored by Linus Walleij's avatar Linus Walleij Committed by Stephen Boyd
Browse files

clk: ux500: ape[ate|trace]clk are scaleable 



The APEATCLK and APETRACECLK are actually scaleable so register
them as scaleable clocks.

Acked-by: default avatarUlf Hansson <ulf.hansson@linaro.org>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 70e9f4dd

drivers/clk/ux500/u8500_clk.c

+4 −3
Original line number Diff line number Diff line
@@ -116,11 +116,12 @@ void u8500_clk_init(u32 clkrst1_base, u32 clkrst2_base, u32 clkrst3_base, 
	clk_register_clkdev(clk, NULL, "hdmi");

	clk_register_clkdev(clk, "hdmi", "mcde");



	clk = clk_reg_prcmu_gate("apeatclk", NULL, PRCMU_APEATCLK, CLK_IS_ROOT);

	clk = clk_reg_prcmu_scalable("apeatclk", NULL, PRCMU_APEATCLK, 0,

				     CLK_IS_ROOT|CLK_SET_RATE_GATE);

	clk_register_clkdev(clk, NULL, "apeat");



	clk = clk_reg_prcmu_gate("apetraceclk", NULL, PRCMU_APETRACECLK,

				CLK_IS_ROOT);

	clk = clk_reg_prcmu_scalable("apetraceclk", NULL, PRCMU_APETRACECLK, 0,

				CLK_IS_ROOT|CLK_SET_RATE_GATE);

	clk_register_clkdev(clk, NULL, "apetrace");



	clk = clk_reg_prcmu_gate("mcdeclk", NULL, PRCMU_MCDECLK, CLK_IS_ROOT);

drivers/clk/ux500/u8500_of_clk.c

+2 −2
Original line number Diff line number Diff line
@@ -166,8 +166,8 @@ void u8500_of_clk_init(u32 clkrst1_base, u32 clkrst2_base, u32 clkrst3_base, 
	clk = clk_reg_prcmu_gate("apeatclk", NULL, PRCMU_APEATCLK, CLK_IS_ROOT);

	prcmu_clk[PRCMU_APEATCLK] = clk;



	clk = clk_reg_prcmu_gate("apetraceclk", NULL, PRCMU_APETRACECLK,

				CLK_IS_ROOT);

	clk = clk_reg_prcmu_scalable("apetraceclk", NULL, PRCMU_APETRACECLK, 0,

				CLK_IS_ROOT|CLK_SET_RATE_GATE);

	prcmu_clk[PRCMU_APETRACECLK] = clk;



	clk = clk_reg_prcmu_gate("mcdeclk", NULL, PRCMU_MCDECLK, CLK_IS_ROOT);

CRA Git | Maintained and supported by SUSTech CRA and CCSE