Commit a6523b6f authored by Paul Cercueil's avatar Paul Cercueil Committed by Stephen Boyd
Browse files

clk: ingenic: jz4770: Enable power of AHB1 bus after ungating VPU clock 



This was broken before, because the AHB1 bus was enabled before the VPU
clock was ungated, while it must be done afterwards.

Signed-off-by: default avatarPaul Cercueil <paul@crapouillou.net>
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 45ba63a2

drivers/clk/ingenic/jz4770-cgu.c

+2 −2
Original line number Diff line number Diff line
@@ -154,7 +154,7 @@ static const struct ingenic_cgu_clk_info jz4770_cgu_clocks[] = { 
		"h1clk", CGU_CLK_DIV | CGU_CLK_GATE,

		.parents = { JZ4770_CLK_PLL0, },

		.div = { CGU_REG_CPCCR, 24, 1, 4, 22, -1, -1 },

		.gate = { CGU_REG_LCR, 30 },

		.gate = { CGU_REG_CLKGR1, 7 },

	},

	[JZ4770_CLK_H2CLK] = {

		"h2clk", CGU_CLK_DIV,
@@ -362,7 +362,7 @@ static const struct ingenic_cgu_clk_info jz4770_cgu_clocks[] = { 
	[JZ4770_CLK_VPU] = {

		"vpu", CGU_CLK_GATE,

		.parents = { JZ4770_CLK_H1CLK, },

		.gate = { CGU_REG_CLKGR1, 7 },

		.gate = { CGU_REG_LCR, 30 },

	},

	[JZ4770_CLK_MMC0] = {

		"mmc0", CGU_CLK_GATE,

CRA Git | Maintained and supported by SUSTech CRA and CCSE