Commit a582013b authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

arm64: dts: renesas: rcar-gen3: Add CCREE nodes 



Add device nodes for the CryptoCell instances on the various Renesas
R-Car Gen3 SoCs that do not have support for them yet in their device
trees (M3-W, M3-W+, M3-N, E3, D3).

The R-Car H3 device tree already supports this device.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Link: https://lore.kernel.org/r/20200124133330.16121-1-geert+renesas@glider.be
parent 03abfdd3

arch/arm64/boot/dts/renesas/r8a77960.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -862,6 +862,15 @@ 
			status = "disabled";

		};



		arm_cc630p: crypto@e6601000 {

			compatible = "arm,cryptocell-630p-ree";

			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			reg = <0x0 0xe6601000 0 0x1000>;

			clocks = <&cpg CPG_MOD 229>;

			resets = <&cpg 229>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

		};



		dmac0: dma-controller@e6700000 {

			compatible = "renesas,dmac-r8a7796",

				     "renesas,rcar-dmac";

arch/arm64/boot/dts/renesas/r8a77961.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -629,6 +629,15 @@ 
			/* placeholder */

		};



		arm_cc630p: crypto@e6601000 {

			compatible = "arm,cryptocell-630p-ree";

			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			reg = <0x0 0xe6601000 0 0x1000>;

			clocks = <&cpg CPG_MOD 229>;

			resets = <&cpg 229>;

			power-domains = <&sysc R8A77961_PD_ALWAYS_ON>;

		};



		dmac0: dma-controller@e6700000 {

			compatible = "renesas,dmac-r8a77961",

				     "renesas,rcar-dmac";

arch/arm64/boot/dts/renesas/r8a77965.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -717,6 +717,15 @@ 
			status = "disabled";

		};



		arm_cc630p: crypto@e6601000 {

			compatible = "arm,cryptocell-630p-ree";

			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			reg = <0x0 0xe6601000 0 0x1000>;

			clocks = <&cpg CPG_MOD 229>;

			resets = <&cpg 229>;

			power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;

		};



		dmac0: dma-controller@e6700000 {

			compatible = "renesas,dmac-r8a77965",

				     "renesas,rcar-dmac";

arch/arm64/boot/dts/renesas/r8a77990.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -667,6 +667,15 @@ 
			dma-channels = <2>;

		};



		arm_cc630p: crypto@e6601000 {

			compatible = "arm,cryptocell-630p-ree";

			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			reg = <0x0 0xe6601000 0 0x1000>;

			clocks = <&cpg CPG_MOD 229>;

			resets = <&cpg 229>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

		};



		dmac0: dma-controller@e6700000 {

			compatible = "renesas,dmac-r8a77990",

				     "renesas,rcar-dmac";

arch/arm64/boot/dts/renesas/r8a77995.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -389,6 +389,15 @@ 
			dma-channels = <2>;

		};



		arm_cc630p: crypto@e6601000 {

			compatible = "arm,cryptocell-630p-ree";

			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			reg = <0x0 0xe6601000 0 0x1000>;

			clocks = <&cpg CPG_MOD 229>;

			resets = <&cpg 229>;

			power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;

		};



		canfd: can@e66c0000 {

			compatible = "renesas,r8a77995-canfd",

				     "renesas,rcar-gen3-canfd";

CRA Git | Maintained and supported by SUSTech CRA and CCSE