Commit a513cf1e authored by Simon Horman's avatar Simon Horman
Browse files

arm64: dts: r8a7796: add SDHI nodes 



Add SDHI nodes to the DT of the r8a7796 SoC.

Based on the DT of the r8a7795 SoC.

Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Reviewed-by: default avatarWolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent ab33da0b

arch/arm64/boot/dts/renesas/r8a7796.dtsi

+40 −0
Original line number Diff line number Diff line
@@ -251,5 +251,45 @@ 
			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			status = "disabled";

		};



		sdhi0: sd@ee100000 {

			compatible = "renesas,sdhi-r8a7796";

			reg = <0 0xee100000 0 0x2000>;

			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 314>;

			max-frequency = <200000000>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			status = "disabled";

		};



		sdhi1: sd@ee120000 {

			compatible = "renesas,sdhi-r8a7796";

			reg = <0 0xee120000 0 0x2000>;

			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 313>;

			max-frequency = <200000000>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			status = "disabled";

		};



		sdhi2: sd@ee140000 {

			compatible = "renesas,sdhi-r8a7796";

			reg = <0 0xee140000 0 0x2000>;

			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 312>;

			max-frequency = <200000000>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			status = "disabled";

		};



		sdhi3: sd@ee160000 {

			compatible = "renesas,sdhi-r8a7796";

			reg = <0 0xee160000 0 0x2000>;

			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 311>;

			max-frequency = <200000000>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			status = "disabled";

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE