Commit a46631c4 authored by R Sricharan's avatar R Sricharan Committed by Tony Lindgren
Browse files

ARM: dts: dra7: add crossbar device binding 



There is a IRQ crossbar device in the soc, which
maps the irq requests from the peripherals to the
mpu interrupt controller's inputs. The Peripheral irq
requests are connected to only one crossbar
input and the output of the crossbar is connected to only one
controller's input line. The crossbar device is used to map
a peripheral input to a free mpu's interrupt controller line.

Here, adding a new crossbar device node and replacing all the peripheral
interrupt numbers with its fixed crossbar input lines.

Signed-off-by: default avatarSricharan R <r.sricharan@ti.com>
Signed-off-by: default avatarNishanth Menon <nm@ti.com>
Cc: Benoit Cousson <bcousson@baylibre.com>
Cc: Santosh Shilimkar <santosh.shilimkar@ti.com>
Cc: Rajendra Nayak <rnayak@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 51300633

arch/arm/boot/dts/dra7.dtsi

+80 −58
Original line number Diff line number Diff line
@@ -12,6 +12,9 @@ 


#include "skeleton.dtsi"



#define MAX_SOURCES 400

#define DIRECT_IRQ(irq) (MAX_SOURCES + irq)



/ {

	#address-cells = <1>;

	#size-cells = <1>;
@@ -80,8 +83,8 @@ 
		ti,hwmods = "l3_main_1", "l3_main_2";

		reg = <0x44000000 0x1000000>,

		      <0x45000000 0x1000>;

		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;

		interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI DIRECT_IRQ(10) IRQ_TYPE_LEVEL_HIGH>;



		prm: prm@4ae06000 {

			compatible = "ti,dra7-prm";
@@ -156,10 +159,10 @@ 
		sdma: dma-controller@4a056000 {

			compatible = "ti,omap4430-sdma";

			reg = <0x4a056000 0x1000>;

			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;

			#dma-cells = <1>;

			#dma-channels = <32>;

			#dma-requests = <127>;
@@ -168,7 +171,7 @@ 
		gpio1: gpio@4ae10000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4ae10000 0x200>;

			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio1";

			gpio-controller;

			#gpio-cells = <2>;
@@ -179,7 +182,7 @@ 
		gpio2: gpio@48055000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48055000 0x200>;

			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio2";

			gpio-controller;

			#gpio-cells = <2>;
@@ -190,7 +193,7 @@ 
		gpio3: gpio@48057000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48057000 0x200>;

			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio3";

			gpio-controller;

			#gpio-cells = <2>;
@@ -201,7 +204,7 @@ 
		gpio4: gpio@48059000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48059000 0x200>;

			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio4";

			gpio-controller;

			#gpio-cells = <2>;
@@ -212,7 +215,7 @@ 
		gpio5: gpio@4805b000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4805b000 0x200>;

			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio5";

			gpio-controller;

			#gpio-cells = <2>;
@@ -223,7 +226,7 @@ 
		gpio6: gpio@4805d000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4805d000 0x200>;

			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio6";

			gpio-controller;

			#gpio-cells = <2>;
@@ -234,7 +237,7 @@ 
		gpio7: gpio@48051000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48051000 0x200>;

			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio7";

			gpio-controller;

			#gpio-cells = <2>;
@@ -245,7 +248,7 @@ 
		gpio8: gpio@48053000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48053000 0x200>;

			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio8";

			gpio-controller;

			#gpio-cells = <2>;
@@ -256,7 +259,7 @@ 
		uart1: serial@4806a000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806a000 0x100>;

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart1";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -265,7 +268,7 @@ 
		uart2: serial@4806c000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806c000 0x100>;

			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart2";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -274,7 +277,7 @@ 
		uart3: serial@48020000 {

			compatible = "ti,omap4-uart";

			reg = <0x48020000 0x100>;

			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart3";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -283,7 +286,7 @@ 
		uart4: serial@4806e000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806e000 0x100>;

			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart4";

			clock-frequency = <48000000>;

                        status = "disabled";
@@ -292,7 +295,7 @@ 
		uart5: serial@48066000 {

			compatible = "ti,omap4-uart";

			reg = <0x48066000 0x100>;

			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart5";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -301,7 +304,7 @@ 
		uart6: serial@48068000 {

			compatible = "ti,omap4-uart";

			reg = <0x48068000 0x100>;

			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart6";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -310,6 +313,7 @@ 
		uart7: serial@48420000 {

			compatible = "ti,omap4-uart";

			reg = <0x48420000 0x100>;

			interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart7";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -318,6 +322,7 @@ 
		uart8: serial@48422000 {

			compatible = "ti,omap4-uart";

			reg = <0x48422000 0x100>;

			interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart8";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -326,6 +331,7 @@ 
		uart9: serial@48424000 {

			compatible = "ti,omap4-uart";

			reg = <0x48424000 0x100>;

			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart9";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -334,6 +340,7 @@ 
		uart10: serial@4ae2b000 {

			compatible = "ti,omap4-uart";

			reg = <0x4ae2b000 0x100>;

			interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart10";

			clock-frequency = <48000000>;

			status = "disabled";
@@ -342,7 +349,7 @@ 
		timer1: timer@4ae18000 {

			compatible = "ti,omap5430-timer";

			reg = <0x4ae18000 0x80>;

			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer1";

			ti,timer-alwon;

		};
@@ -350,28 +357,28 @@ 
		timer2: timer@48032000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48032000 0x80>;

			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer2";

		};



		timer3: timer@48034000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48034000 0x80>;

			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer3";

		};



		timer4: timer@48036000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48036000 0x80>;

			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer4";

		};



		timer5: timer@48820000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48820000 0x80>;

			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer5";

			ti,timer-dsp;

		};
@@ -379,7 +386,7 @@ 
		timer6: timer@48822000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48822000 0x80>;

			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer6";

			ti,timer-dsp;

			ti,timer-pwm;
@@ -388,7 +395,7 @@ 
		timer7: timer@48824000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48824000 0x80>;

			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer7";

			ti,timer-dsp;

		};
@@ -396,7 +403,7 @@ 
		timer8: timer@48826000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48826000 0x80>;

			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer8";

			ti,timer-dsp;

			ti,timer-pwm;
@@ -405,21 +412,21 @@ 
		timer9: timer@4803e000 {

			compatible = "ti,omap5430-timer";

			reg = <0x4803e000 0x80>;

			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer9";

		};



		timer10: timer@48086000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48086000 0x80>;

			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer10";

		};



		timer11: timer@48088000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48088000 0x80>;

			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer11";

			ti,timer-pwm;

		};
@@ -427,6 +434,7 @@ 
		timer13: timer@48828000 {

			compatible = "ti,omap5430-timer";

			reg = <0x48828000 0x80>;

			interrupts = <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer13";

			status = "disabled";

		};
@@ -434,6 +442,7 @@ 
		timer14: timer@4882a000 {

			compatible = "ti,omap5430-timer";

			reg = <0x4882a000 0x80>;

			interrupts = <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer14";

			status = "disabled";

		};
@@ -441,6 +450,7 @@ 
		timer15: timer@4882c000 {

			compatible = "ti,omap5430-timer";

			reg = <0x4882c000 0x80>;

			interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer15";

			status = "disabled";

		};
@@ -448,6 +458,7 @@ 
		timer16: timer@4882e000 {

			compatible = "ti,omap5430-timer";

			reg = <0x4882e000 0x80>;

			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer16";

			status = "disabled";

		};
@@ -455,7 +466,7 @@ 
		wdt2: wdt@4ae14000 {

			compatible = "ti,omap4-wdt";

			reg = <0x4ae14000 0x80>;

			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "wd_timer2";

		};
@@ -469,14 +480,14 @@ 
		dmm@4e000000 {

			compatible = "ti,omap5-dmm";

			reg = <0x4e000000 0x800>;

			interrupts = <0 113 0x4>;

			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "dmm";

		};



		i2c1: i2c@48070000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48070000 0x100>;

			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c1";
@@ -486,7 +497,7 @@ 
		i2c2: i2c@48072000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48072000 0x100>;

			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c2";
@@ -496,7 +507,7 @@ 
		i2c3: i2c@48060000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48060000 0x100>;

			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c3";
@@ -506,7 +517,7 @@ 
		i2c4: i2c@4807a000 {

			compatible = "ti,omap4-i2c";

			reg = <0x4807a000 0x100>;

			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c4";
@@ -516,7 +527,7 @@ 
		i2c5: i2c@4807c000 {

			compatible = "ti,omap4-i2c";

			reg = <0x4807c000 0x100>;

			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c5";
@@ -526,7 +537,7 @@ 
		mmc1: mmc@4809c000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x4809c000 0x400>;

			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc1";

			ti,dual-volt;

			ti,needs-special-reset;
@@ -539,7 +550,7 @@ 
		mmc2: mmc@480b4000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480b4000 0x400>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc2";

			ti,needs-special-reset;

			dmas = <&sdma 47>, <&sdma 48>;
@@ -550,7 +561,7 @@ 
		mmc3: mmc@480ad000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480ad000 0x400>;

			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc3";

			ti,needs-special-reset;

			dmas = <&sdma 77>, <&sdma 78>;
@@ -561,7 +572,7 @@ 
		mmc4: mmc@480d1000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480d1000 0x400>;

			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc4";

			ti,needs-special-reset;

			dmas = <&sdma 57>, <&sdma 58>;
@@ -704,7 +715,7 @@ 
		mcspi1: spi@48098000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x48098000 0x200>;

			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi1";
@@ -725,7 +736,7 @@ 
		mcspi2: spi@4809a000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x4809a000 0x200>;

			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi2";
@@ -741,7 +752,7 @@ 
		mcspi3: spi@480b8000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x480b8000 0x200>;

			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi3";
@@ -754,7 +765,7 @@ 
		mcspi4: spi@480ba000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x480ba000 0x200>;

			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi4";
@@ -774,7 +785,7 @@ 
			clocks = <&qspi_gfclk_div>;

			clock-names = "fck";

			num-cs = <4>;

			interrupts = <0 343 0x4>;

			interrupts = <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};
@@ -810,7 +821,7 @@ 
		sata: sata@4a141100 {

			compatible = "snps,dwc-ahci";

			reg = <0x4a140000 0x1100>, <0x4a141100 0x7>;

			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;

			phys = <&sata_phy>;

			phy-names = "sata-phy";

			clocks = <&sata_ref_clk>;
@@ -887,7 +898,7 @@ 
			compatible = "ti,dwc3";

			ti,hwmods = "usb_otg_ss1";

			reg = <0x48880000 0x10000>;

			interrupts = <0 77 4>;

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <1>;

			utmi-mode = <2>;
@@ -895,7 +906,7 @@ 
			usb1: usb@48890000 {

				compatible = "snps,dwc3";

				reg = <0x48890000 0x17000>;

				interrupts = <0 76 4>;

				interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

				phys = <&usb2_phy1>, <&usb3_phy1>;

				phy-names = "usb2-phy", "usb3-phy";

				tx-fifo-resize;
@@ -908,7 +919,7 @@ 
			compatible = "ti,dwc3";

			ti,hwmods = "usb_otg_ss2";

			reg = <0x488c0000 0x10000>;

			interrupts = <0 92 4>;

			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <1>;

			utmi-mode = <2>;
@@ -916,7 +927,7 @@ 
			usb2: usb@488d0000 {

				compatible = "snps,dwc3";

				reg = <0x488d0000 0x17000>;

				interrupts = <0 78 4>;

				interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

				phys = <&usb2_phy2>;

				phy-names = "usb2-phy";

				tx-fifo-resize;
@@ -930,7 +941,7 @@ 
			compatible = "ti,dwc3";

			ti,hwmods = "usb_otg_ss3";

			reg = <0x48900000 0x10000>;

		/*	interrupts = <0 TBD 4>; */

			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <1>;

			utmi-mode = <2>;
@@ -939,7 +950,7 @@ 
			usb3: usb@48910000 {

				compatible = "snps,dwc3";

				reg = <0x48910000 0x17000>;

		/*		interrupts = <0 93 4>; */

				interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;

				tx-fifo-resize;

				maximum-speed = "high-speed";

				dr_mode = "otg";
@@ -950,7 +961,7 @@ 
			compatible = "ti,dwc3";

			ti,hwmods = "usb_otg_ss4";

			reg = <0x48940000 0x10000>;

		/*	interrupts = <0 TBD 4>; */

			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <1>;

			utmi-mode = <2>;
@@ -959,7 +970,7 @@ 
			usb4: usb@48950000 {

				compatible = "snps,dwc3";

				reg = <0x48950000 0x17000>;

		/*		interrupts = <0 TBD 4>; */

				interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;

				tx-fifo-resize;

				maximum-speed = "high-speed";

				dr_mode = "otg";
@@ -969,7 +980,7 @@ 
		elm: elm@48078000 {

			compatible = "ti,am3352-elm";

			reg = <0x48078000 0xfc0>;      /* device IO registers */

			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "elm";

			status = "disabled";

		};
@@ -978,13 +989,24 @@ 
			compatible = "ti,am3352-gpmc";

			ti,hwmods = "gpmc";

			reg = <0x50000000 0x37c>;      /* device IO registers */

			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;

			gpmc,num-cs = <8>;

			gpmc,num-waitpins = <2>;

			#address-cells = <2>;

			#size-cells = <1>;

			status = "disabled";

		};



		crossbar_mpu: crossbar@4a020000 {

			compatible = "ti,irq-crossbar";

			reg = <0x4a002a48 0x130>;

			ti,max-irqs = <160>;

			ti,max-crossbar-sources = <MAX_SOURCES>;

			ti,reg-size = <2>;

			ti,irqs-reserved = <0 1 2 3 5 6 131 132>;

			ti,irqs-skip = <10 133 139 140>;

			ti,irqs-safe-map = <0>;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE