Commit a4516dc5 authored by Andreas Färber's avatar Andreas Färber
Browse files

ARM: dts: rtd1195: Add UART resets 



Associate the UART nodes with the corresponding reset controller bits.

Acked-by: default avatarJames Tai <james.tai@realtek.com>
Signed-off-by: default avatarAndreas Färber <afaerber@suse.de>
parent 6f7f0d95

arch/arm/boot/dts/rtd1195.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ 
/memreserve/ 0x17fff000 0x00001000;



#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/reset/realtek,rtd1195.h>



/ {

	compatible = "realtek,rtd1195";
@@ -179,6 +180,7 @@ 
		reg = <0x800 0x400>;

		reg-shift = <2>;

		reg-io-width = <4>;

		resets = <&iso_reset RTD1195_ISO_RSTN_UR0>;

		clock-frequency = <27000000>;

		status = "disabled";

	};
@@ -190,6 +192,7 @@ 
		reg = <0x200 0x100>;

		reg-shift = <2>;

		reg-io-width = <4>;

		resets = <&reset2 RTD1195_RSTN_UR1>;

		clock-frequency = <27000000>;

		status = "disabled";

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE