Commit a3ffab87 authored by Aaron Salter's avatar Aaron Salter Committed by Auke Kok
Browse files

ixgb: Write RA register high word first, increment version 



We need to disable the AV bit before flushing the low register.

Signed-off-by: default avatar <aaron.k.salter@intel.com>
Signed-off-by: default avatarAuke Kok <auke-jan.h.kok@intel.com>
parent dfd341e4

drivers/net/ixgb/ixgb_hw.c

+2 −1
Original line number Diff line number Diff line
@@ -399,8 +399,9 @@ ixgb_init_rx_addrs(struct ixgb_hw *hw) 
	/* Zero out the other 15 receive addresses. */

	DEBUGOUT("Clearing RAR[1-15]\n");

	for(i = 1; i < IXGB_RAR_ENTRIES; i++) {

		IXGB_WRITE_REG_ARRAY(hw, RA, (i << 1), 0);

		/* Write high reg first to disable the AV bit first */

		IXGB_WRITE_REG_ARRAY(hw, RA, ((i << 1) + 1), 0);

		IXGB_WRITE_REG_ARRAY(hw, RA, (i << 1), 0);

	}



	return;

drivers/net/ixgb/ixgb_main.c

+1 −1
Original line number Diff line number Diff line
@@ -36,7 +36,7 @@ static char ixgb_driver_string[] = "Intel(R) PRO/10GbE Network Driver"; 
#else

#define DRIVERNAPI "-NAPI"

#endif

#define DRV_VERSION		"1.0.117-k2"DRIVERNAPI

#define DRV_VERSION		"1.0.126-k2"DRIVERNAPI

char ixgb_driver_version[] = DRV_VERSION;

static char ixgb_copyright[] = "Copyright (c) 1999-2006 Intel Corporation.";

CRA Git | Maintained and supported by SUSTech CRA and CCSE