Commit a334e781 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman
Browse files

arm64: dts: renesas: r8a77980: add FCPVD/VSPD/DU/LVDS support 



Describe the interconnected FCPVD0, VSPD0, DU, and LVDS0 devices in the
R8A77980 device tree...

Based on the original (and large) patch by Vladimir Barinov.

Signed-off-by: default avatarVladimir Barinov <vladimir.barinov@cogentembedded.com>
Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: default avatarLaurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent ffbd5235

arch/arm64/boot/dts/renesas/r8a77980.dtsi

+77 −0
Original line number Diff line number Diff line
@@ -653,6 +653,83 @@ 
			resets = <&cpg 408>;

		};



		vspd0: vsp@fea20000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea20000 0 0x5000>;

			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 623>;

			power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;

			resets = <&cpg 623>;

			renesas,fcp = <&fcpvd0>;

		};



		fcpvd0: fcp@fea27000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfea27000 0 0x200>;

			clocks = <&cpg CPG_MOD 603>;

			power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;

			resets = <&cpg 603>;

		};



		du: display@feb00000 {

			compatible = "renesas,du-r8a77980",

				     "renesas,du-r8a77970";

			reg = <0 0xfeb00000 0 0x80000>;

			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 724>;

			clock-names = "du.0";

			power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;

			resets = <&cpg 724>;

			vsps = <&vspd0>;

			status = "disabled";



			ports {

				#address-cells = <1>;

				#size-cells = <0>;



				port@0 {

					reg = <0>;

					du_out_rgb: endpoint {

					};

				};



				port@1 {

					reg = <1>;

					du_out_lvds0: endpoint {

						remote-endpoint = <&lvds0_in>;

					};

				};

			};

		};



		lvds0: lvds-encoder@feb90000 {

			compatible = "renesas,r8a77980-lvds";

			reg = <0 0xfeb90000 0 0x14>;

			clocks = <&cpg CPG_MOD 727>;

			power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;

			resets = <&cpg 727>;

			status = "disabled";



			ports {

				#address-cells = <1>;

				#size-cells = <0>;



				port@0 {

					reg = <0>;

					lvds0_in: endpoint {

						remote-endpoint =

							<&du_out_lvds0>;

					};

				};



				port@1 {

					reg = <1>;

					lvds0_out: endpoint {

					};

				};

			};

		};



		prr: chipid@fff00044 {

			compatible = "renesas,prr";

			reg = <0 0xfff00044 0 4>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE