Commit a21aae3b authored by Mike Marshall's avatar Mike Marshall
Browse files

Merge tag 'for-hubcap-v4.9-readahead' of git://github.com/martinbrandenburg/linux 

orangefs: integrate readahead cache changes from out-of-tree

The readahead cache has long been present as a compile time option to
OrangeFS. As it had not been tested in some time, it was disabled by
default. Recently, Walt Ligon started work reviving it, which eventually
culminated in the commit below to OrangeFS SVN.

r12519 | walt | 2016-07-13 14:32:42 -0400 (Wed, 13 Jul 2016) | 1 line
reintegrating readahead cache code

This cache is implemented almost entirely in userspace. There are a few
parameters exposed via sysfs, and the cache must be flushed after an
inode is released.
parents 302f0493 4d20a756

.cocciconfig

0 → 100644
+3 −0
Original line number Original line Diff line number Diff line 
[spatch]

	options = --timeout 200

	options = --use-gitgrep

.gitignore

+2 −0
Original line number Original line Diff line number Diff line
@@ -37,6 +37,7 @@ modules.builtin 
Module.symvers

Module.symvers

*.dwo

*.dwo

*.su

*.su

*.c.[012]*.*





#

#

# Top-level generic files

# Top-level generic files
@@ -66,6 +67,7 @@ Module.symvers 
#

#

!.gitignore

!.gitignore

!.mailmap

!.mailmap

!.cocciconfig





#

#

# Generated include files

# Generated include files

Documentation/PCI/MSI-HOWTO.txt

+79 −390

File changed.

Preview size limit exceeded, changes collapsed.

Documentation/coccinelle.txt

+147 −1

File changed.

Preview size limit exceeded, changes collapsed.

Documentation/devicetree/bindings/memory-controllers/omap-gpmc.txt

+6 −1
Original line number Original line Diff line number Diff line
@@ -46,6 +46,10 @@ Required properties: 
			0 maps to GPMC_WAIT0 pin.

			0 maps to GPMC_WAIT0 pin.

 - gpio-cells:		Must be set to 2

 - gpio-cells:		Must be set to 2





Required properties when using NAND prefetch dma:

 - dmas			GPMC NAND prefetch dma channel

 - dma-names		Must be set to "rxtx"



Timing properties for child nodes. All are optional and default to 0.

Timing properties for child nodes. All are optional and default to 0.





 - gpmc,sync-clk-ps:	Minimum clock period for synchronous mode, in picoseconds

 - gpmc,sync-clk-ps:	Minimum clock period for synchronous mode, in picoseconds
@@ -137,7 +141,8 @@ Example for an AM33xx board: 
		ti,hwmods = "gpmc";

		ti,hwmods = "gpmc";

		reg = <0x50000000 0x2000>;

		reg = <0x50000000 0x2000>;

		interrupts = <100>;

		interrupts = <100>;



		dmas = <&edma 52 0>;

		dma-names = "rxtx";

		gpmc,num-cs = <8>;

		gpmc,num-cs = <8>;

		gpmc,num-waitpins = <2>;

		gpmc,num-waitpins = <2>;

		#address-cells = <2>;

		#address-cells = <2>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE