Commit a14054ce authored by Lorenzo Bianconi's avatar Lorenzo Bianconi Committed by Felix Fietkau
Browse files

mt76x0: phy: fix bank check in mt76x0_rf_csr_{wr,rr} 



Fix typo in bank check in mt76x0_rf_csr_{wr,rr} routines.
This issue has never been hit since mt76x0_rf_csr_{wr,rr}
are actually used just by pci code

Fixes: 10de7a8b ("mt76x0: phy files")
Signed-off-by: default avatarLorenzo Bianconi <lorenzo.bianconi@redhat.com>
Signed-off-by: default avatarFelix Fietkau <nbd@nbd.name>
parent 69cacac3

drivers/net/wireless/mediatek/mt76/mt76x0/phy.c

+2 −2
Original line number Diff line number Diff line
@@ -37,7 +37,7 @@ mt76x0_rf_csr_wr(struct mt76x02_dev *dev, u32 offset, u8 value) 
	bank = MT_RF_BANK(offset);

	reg = MT_RF_REG(offset);



	if (WARN_ON_ONCE(reg > 127) || WARN_ON_ONCE(bank) > 8)

	if (WARN_ON_ONCE(reg > 127) || WARN_ON_ONCE(bank > 8))

		return -EINVAL;



	mutex_lock(&dev->phy_mutex);
@@ -76,7 +76,7 @@ static int mt76x0_rf_csr_rr(struct mt76x02_dev *dev, u32 offset) 
	bank = MT_RF_BANK(offset);

	reg = MT_RF_REG(offset);



	if (WARN_ON_ONCE(reg > 127) || WARN_ON_ONCE(bank) > 8)

	if (WARN_ON_ONCE(reg > 127) || WARN_ON_ONCE(bank > 8))

		return -EINVAL;



	mutex_lock(&dev->phy_mutex);

CRA Git | Maintained and supported by SUSTech CRA and CCSE