Commit a1110654 authored by Scott Wood's avatar Scott Wood Committed by Kumar Gala
Browse files

powerpc/perf: e500 support 



This implements perf_event support for the Freescale embedded performance
monitor, based on the existing perf_event.c that supports server/classic
chips.

Some limitations:
- Performance monitor interrupts are regular EE interrupts, and thus you
  can't profile places with interrupts disabled.  We may want to implement
  soft IRQ-disabling, with perfmon interrupts exempted and treated as NMIs.
- When trying to schedule multiple event groups at once, and using
  restricted events, situations could arise where scheduling fails even
  though it would be possible.  Consider three groups, each with two events.
  One group has restricted events, the others don't.  The two non-restricted
  groups are scheduled, then one is removed, which happens to occupy the two
  counters that can't do restricted events.  The remaining non-restricted
  group will not be moved to the non-restricted-capable counters to make
  room if the restricted group tries to be scheduled.

Signed-off-by: default avatarScott Wood <scottwood@freescale.com>
Acked-by: default avatarPaul Mackerras <paulus@samba.org>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 9d6df3fd

arch/powerpc/include/asm/perf_event.h

+11 −98
Original line number Diff line number Diff line 
/*

 * Performance event support - PowerPC-specific definitions.

 * Performance event support - hardware-specific disambiguation

 *

 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.

 * For now this is a compile-time decision, but eventually it should be

 * runtime.  This would allow multiplatform perf event support for e300 (fsl

 * embedded perf counters) plus server/classic, and would accommodate

 * devices other than the core which provide their own performance counters.

 *

 * Copyright 2010 Freescale Semiconductor, Inc.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * as published by the Free Software Foundation; either version

 * 2 of the License, or (at your option) any later version.

 */

#include <linux/types.h>



#include <asm/hw_irq.h>



#define MAX_HWEVENTS		8

#define MAX_EVENT_ALTERNATIVES	8

#define MAX_LIMITED_HWCOUNTERS	2



/*

 * This struct provides the constants and functions needed to

 * describe the PMU on a particular POWER-family CPU.

 */

struct power_pmu {

	const char	*name;

	int		n_counter;

	int		max_alternatives;

	unsigned long	add_fields;

	unsigned long	test_adder;

	int		(*compute_mmcr)(u64 events[], int n_ev,

				unsigned int hwc[], unsigned long mmcr[]);

	int		(*get_constraint)(u64 event_id, unsigned long *mskp,

				unsigned long *valp);

	int		(*get_alternatives)(u64 event_id, unsigned int flags,

				u64 alt[]);

	void		(*disable_pmc)(unsigned int pmc, unsigned long mmcr[]);

	int		(*limited_pmc_event)(u64 event_id);

	u32		flags;

	int		n_generic;

	int		*generic_events;

	int		(*cache_events)[PERF_COUNT_HW_CACHE_MAX]

			       [PERF_COUNT_HW_CACHE_OP_MAX]

			       [PERF_COUNT_HW_CACHE_RESULT_MAX];

};



/*

 * Values for power_pmu.flags

 */

#define PPMU_LIMITED_PMC5_6	1	/* PMC5/6 have limited function */

#define PPMU_ALT_SIPR		2	/* uses alternate posn for SIPR/HV */



/*

 * Values for flags to get_alternatives()

 */

#define PPMU_LIMITED_PMC_OK	1	/* can put this on a limited PMC */

#define PPMU_LIMITED_PMC_REQD	2	/* have to put this on a limited PMC */

#define PPMU_ONLY_COUNT_RUN	4	/* only counting in run state */



extern int register_power_pmu(struct power_pmu *);



struct pt_regs;

extern unsigned long perf_misc_flags(struct pt_regs *regs);

extern unsigned long perf_instruction_pointer(struct pt_regs *regs);



#define PERF_EVENT_INDEX_OFFSET	1



/*

 * Only override the default definitions in include/linux/perf_event.h

 * if we have hardware PMU support.

 */

#ifdef CONFIG_PPC_PERF_CTRS

#define perf_misc_flags(regs)	perf_misc_flags(regs)

#include <asm/perf_event_server.h>

#endif



/*

 * The power_pmu.get_constraint function returns a 32/64-bit value and

 * a 32/64-bit mask that express the constraints between this event_id and

 * other events.

 *

 * The value and mask are divided up into (non-overlapping) bitfields

 * of three different types:

 *

 * Select field: this expresses the constraint that some set of bits

 * in MMCR* needs to be set to a specific value for this event_id.  For a

 * select field, the mask contains 1s in every bit of the field, and

 * the value contains a unique value for each possible setting of the

 * MMCR* bits.  The constraint checking code will ensure that two events

 * that set the same field in their masks have the same value in their

 * value dwords.

 *

 * Add field: this expresses the constraint that there can be at most

 * N events in a particular class.  A field of k bits can be used for

 * N <= 2^(k-1) - 1.  The mask has the most significant bit of the field

 * set (and the other bits 0), and the value has only the least significant

 * bit of the field set.  In addition, the 'add_fields' and 'test_adder'

 * in the struct power_pmu for this processor come into play.  The

 * add_fields value contains 1 in the LSB of the field, and the

 * test_adder contains 2^(k-1) - 1 - N in the field.

 *

 * NAND field: this expresses the constraint that you may not have events

 * in all of a set of classes.  (For example, on PPC970, you can't select

 * events from the FPU, ISU and IDU simultaneously, although any two are

 * possible.)  For N classes, the field is N+1 bits wide, and each class

 * is assigned one bit from the least-significant N bits.  The mask has

 * only the most-significant bit set, and the value has only the bit

 * for the event_id's class set.  The test_adder has the least significant

 * bit set in the field.

 *

 * If an event_id is not subject to the constraint expressed by a particular

 * field, then it will have 0 in both the mask and value for that field.

 */
 
#ifdef CONFIG_FSL_EMB_PERF_EVENT

#include <asm/perf_event_fsl_emb.h>

#endif

arch/powerpc/include/asm/perf_event_fsl_emb.h

0 → 100644
+50 −0
Original line number Diff line number Diff line 
/*

 * Performance event support - Freescale embedded specific definitions.

 *

 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.

 * Copyright 2010 Freescale Semiconductor, Inc.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * as published by the Free Software Foundation; either version

 * 2 of the License, or (at your option) any later version.

 */



#include <linux/types.h>

#include <asm/hw_irq.h>



#define MAX_HWEVENTS 4



/* event flags */

#define FSL_EMB_EVENT_VALID      1

#define FSL_EMB_EVENT_RESTRICTED 2



/* upper half of event flags is PMLCb */

#define FSL_EMB_EVENT_THRESHMUL  0x0000070000000000ULL

#define FSL_EMB_EVENT_THRESH     0x0000003f00000000ULL



struct fsl_emb_pmu {

	const char	*name;

	int		n_counter; /* total number of counters */



	/*

	 * The number of contiguous counters starting at zero that

	 * can hold restricted events, or zero if there are no

	 * restricted events.

	 *

	 * This isn't a very flexible method of expressing constraints,

	 * but it's very simple and is adequate for existing chips.

	 */

	int		n_restricted;



	/* Returns event flags and PMLCb (FSL_EMB_EVENT_*) */

	u64		(*xlate_event)(u64 event_id);



	int		n_generic;

	int		*generic_events;

	int		(*cache_events)[PERF_COUNT_HW_CACHE_MAX]

			       [PERF_COUNT_HW_CACHE_OP_MAX]

			       [PERF_COUNT_HW_CACHE_RESULT_MAX];

};



int register_fsl_emb_pmu(struct fsl_emb_pmu *);

arch/powerpc/include/asm/perf_event_server.h

0 → 100644
+110 −0
Original line number Diff line number Diff line 
/*

 * Performance event support - PowerPC classic/server specific definitions.

 *

 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.

 *

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License

 * as published by the Free Software Foundation; either version

 * 2 of the License, or (at your option) any later version.

 */



#include <linux/types.h>

#include <asm/hw_irq.h>



#define MAX_HWEVENTS		8

#define MAX_EVENT_ALTERNATIVES	8

#define MAX_LIMITED_HWCOUNTERS	2



/*

 * This struct provides the constants and functions needed to

 * describe the PMU on a particular POWER-family CPU.

 */

struct power_pmu {

	const char	*name;

	int		n_counter;

	int		max_alternatives;

	unsigned long	add_fields;

	unsigned long	test_adder;

	int		(*compute_mmcr)(u64 events[], int n_ev,

				unsigned int hwc[], unsigned long mmcr[]);

	int		(*get_constraint)(u64 event_id, unsigned long *mskp,

				unsigned long *valp);

	int		(*get_alternatives)(u64 event_id, unsigned int flags,

				u64 alt[]);

	void		(*disable_pmc)(unsigned int pmc, unsigned long mmcr[]);

	int		(*limited_pmc_event)(u64 event_id);

	u32		flags;

	int		n_generic;

	int		*generic_events;

	int		(*cache_events)[PERF_COUNT_HW_CACHE_MAX]

			       [PERF_COUNT_HW_CACHE_OP_MAX]

			       [PERF_COUNT_HW_CACHE_RESULT_MAX];

};



/*

 * Values for power_pmu.flags

 */

#define PPMU_LIMITED_PMC5_6	1	/* PMC5/6 have limited function */

#define PPMU_ALT_SIPR		2	/* uses alternate posn for SIPR/HV */



/*

 * Values for flags to get_alternatives()

 */

#define PPMU_LIMITED_PMC_OK	1	/* can put this on a limited PMC */

#define PPMU_LIMITED_PMC_REQD	2	/* have to put this on a limited PMC */

#define PPMU_ONLY_COUNT_RUN	4	/* only counting in run state */



extern int register_power_pmu(struct power_pmu *);



struct pt_regs;

extern unsigned long perf_misc_flags(struct pt_regs *regs);

extern unsigned long perf_instruction_pointer(struct pt_regs *regs);



#define PERF_EVENT_INDEX_OFFSET	1



/*

 * Only override the default definitions in include/linux/perf_event.h

 * if we have hardware PMU support.

 */

#ifdef CONFIG_PPC_PERF_CTRS

#define perf_misc_flags(regs)	perf_misc_flags(regs)

#endif



/*

 * The power_pmu.get_constraint function returns a 32/64-bit value and

 * a 32/64-bit mask that express the constraints between this event_id and

 * other events.

 *

 * The value and mask are divided up into (non-overlapping) bitfields

 * of three different types:

 *

 * Select field: this expresses the constraint that some set of bits

 * in MMCR* needs to be set to a specific value for this event_id.  For a

 * select field, the mask contains 1s in every bit of the field, and

 * the value contains a unique value for each possible setting of the

 * MMCR* bits.  The constraint checking code will ensure that two events

 * that set the same field in their masks have the same value in their

 * value dwords.

 *

 * Add field: this expresses the constraint that there can be at most

 * N events in a particular class.  A field of k bits can be used for

 * N <= 2^(k-1) - 1.  The mask has the most significant bit of the field

 * set (and the other bits 0), and the value has only the least significant

 * bit of the field set.  In addition, the 'add_fields' and 'test_adder'

 * in the struct power_pmu for this processor come into play.  The

 * add_fields value contains 1 in the LSB of the field, and the

 * test_adder contains 2^(k-1) - 1 - N in the field.

 *

 * NAND field: this expresses the constraint that you may not have events

 * in all of a set of classes.  (For example, on PPC970, you can't select

 * events from the FPU, ISU and IDU simultaneously, although any two are

 * possible.)  For N classes, the field is N+1 bits wide, and each class

 * is assigned one bit from the least-significant N bits.  The mask has

 * only the most-significant bit set, and the value has only the bit

 * for the event_id's class set.  The test_adder has the least significant

 * bit set in the field.

 *

 * If an event_id is not subject to the constraint expressed by a particular

 * field, then it will have 0 in both the mask and value for that field.

 */

arch/powerpc/include/asm/reg_fsl_emb.h

+1 −1
Original line number Diff line number Diff line
@@ -31,7 +31,7 @@ 
#define PMLCA_FCM0	0x08000000	/* Freeze when PMM==0 */

#define PMLCA_CE	0x04000000	/* Condition Enable */



#define PMLCA_EVENT_MASK 0x007f0000	/* Event field */

#define PMLCA_EVENT_MASK 0x00ff0000	/* Event field */

#define PMLCA_EVENT_SHIFT	16



#define PMRN_PMLCB0	0x110	/* PM Local Control B0 */

arch/powerpc/kernel/Makefile

+4 −0
Original line number Diff line number Diff line
@@ -99,11 +99,15 @@ obj64-$(CONFIG_AUDIT) += compat_audit.o 
obj-$(CONFIG_DYNAMIC_FTRACE)	+= ftrace.o

obj-$(CONFIG_FUNCTION_GRAPH_TRACER)	+= ftrace.o

obj-$(CONFIG_PERF_EVENTS)	+= perf_callchain.o



obj-$(CONFIG_PPC_PERF_CTRS)	+= perf_event.o

obj64-$(CONFIG_PPC_PERF_CTRS)	+= power4-pmu.o ppc970-pmu.o power5-pmu.o \

				   power5+-pmu.o power6-pmu.o power7-pmu.o

obj32-$(CONFIG_PPC_PERF_CTRS)	+= mpc7450-pmu.o



obj-$(CONFIG_FSL_EMB_PERF_EVENT) += perf_event_fsl_emb.o

obj-$(CONFIG_FSL_EMB_PERF_EVENT_E500) += e500-pmu.o



obj-$(CONFIG_8XX_MINIMAL_FPEMU) += softemu8xx.o



ifneq ($(CONFIG_PPC_INDIRECT_IO),y)

CRA Git | Maintained and supported by SUSTech CRA and CCSE