Commit 9fed1b89 authored by Simon Horman's avatar Simon Horman
Browse files

arm64: dts: renesas: r8a7796: Add dynamic power coefficient 



Describe the dynamic power coefficient of A57 and A53 CPUs.

Based on work by Gaku Inami <gaku.inami.xw@bp.renesas.com> and others.

Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 81022ecd

arch/arm64/boot/dts/renesas/r8a7796.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -160,6 +160,7 @@ 
			power-domains = <&sysc R8A7796_PD_CA57_CPU0>;

			next-level-cache = <&L2_CA57>;

			enable-method = "psci";

			dynamic-power-coefficient = <854>;

			clocks = <&cpg CPG_CORE R8A7796_CLK_Z>;

			operating-points-v2 = <&cluster0_opp>;

			capacity-dmips-mhz = <1024>;
@@ -187,6 +188,7 @@ 
			next-level-cache = <&L2_CA53>;

			enable-method = "psci";

			#cooling-cells = <2>;

			dynamic-power-coefficient = <277>;

			clocks = <&cpg CPG_CORE R8A7796_CLK_Z2>;

			operating-points-v2 = <&cluster1_opp>;

			capacity-dmips-mhz = <535>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE