Commit 9f997126 authored by weiyi.lu@mediatek.com's avatar weiyi.lu@mediatek.com Committed by Matthias Brugger
Browse files

soc: mediatek: update power domain data of MT2712 



1. split MFG power domain into MFG/MFG_SC1/MFG_SC2/MFG_SC3
according to MT2712 ECO design change
2. add subdomain support for MT2712

Signed-off-by: default avatarWeiyi Lu <weiyi.lu@mediatek.com>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 1390515a

drivers/soc/mediatek/mtk-scpsys.c

+40 −2
Original line number Diff line number Diff line
@@ -666,12 +666,48 @@ static const struct scp_domain_data scp_domain_data_mt2712[] = { 
		.name = "mfg",

		.sta_mask = PWR_STATUS_MFG,

		.ctl_offs = SPM_MFG_PWR_CON,

		.sram_pdn_bits = GENMASK(11, 8),

		.sram_pdn_ack_bits = GENMASK(19, 16),

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(16, 16),

		.clk_id = {CLK_MFG},

		.bus_prot_mask = BIT(14) | BIT(21) | BIT(23),

		.active_wakeup = true,

	},

	[MT2712_POWER_DOMAIN_MFG_SC1] = {

		.name = "mfg_sc1",

		.sta_mask = BIT(22),

		.ctl_offs = 0x02c0,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(16, 16),

		.clk_id = {CLK_NONE},

		.active_wakeup = true,

	},

	[MT2712_POWER_DOMAIN_MFG_SC2] = {

		.name = "mfg_sc2",

		.sta_mask = BIT(23),

		.ctl_offs = 0x02c4,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(16, 16),

		.clk_id = {CLK_NONE},

		.active_wakeup = true,

	},

	[MT2712_POWER_DOMAIN_MFG_SC3] = {

		.name = "mfg_sc3",

		.sta_mask = BIT(30),

		.ctl_offs = 0x01f8,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(16, 16),

		.clk_id = {CLK_NONE},

		.active_wakeup = true,

	},

};



static const struct scp_subdomain scp_subdomain_mt2712[] = {

	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_VDEC},

	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_VENC},

	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_ISP},

	{MT2712_POWER_DOMAIN_MFG, MT2712_POWER_DOMAIN_MFG_SC1},

	{MT2712_POWER_DOMAIN_MFG_SC1, MT2712_POWER_DOMAIN_MFG_SC2},

	{MT2712_POWER_DOMAIN_MFG_SC2, MT2712_POWER_DOMAIN_MFG_SC3},

};



/*
@@ -948,6 +984,8 @@ static const struct scp_soc_data mt2701_data = { 
static const struct scp_soc_data mt2712_data = {

	.domains = scp_domain_data_mt2712,

	.num_domains = ARRAY_SIZE(scp_domain_data_mt2712),

	.subdomains = scp_subdomain_mt2712,

	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt2712),

	.regs = {

		.pwr_sta_offs = SPM_PWR_STATUS,

		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND

CRA Git | Maintained and supported by SUSTech CRA and CCSE