Commit 9dd6f7c4 authored by Magnus Damm's avatar Magnus Damm Committed by Simon Horman
Browse files

ARM: dts: r8a7792: Add CMT0 and CMT1 to r8a7792 



Add CMT0 and CMT1 to the R-Car Gen2 V2H (r8a7792) SoC.

Signed-off-by: default avatarMagnus Damm <damm+renesas@opensource.se>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 7eef616f

arch/arm/boot/dts/r8a7792.dtsi

+34 −0
Original line number Diff line number Diff line
@@ -875,6 +875,40 @@ 
			compatible = "renesas,prr";

			reg = <0 0xff000044 0 4>;

		};



		cmt0: timer@ffca0000 {

			compatible = "renesas,r8a7792-cmt0",

				     "renesas,rcar-gen2-cmt0";

			reg = <0 0xffca0000 0 0x1004>;

			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 124>;

			clock-names = "fck";

			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;

			resets = <&cpg 124>;



			status = "disabled";

		};



		cmt1: timer@e6130000 {

			compatible = "renesas,r8a7792-cmt1",

				     "renesas,rcar-gen2-cmt1";

			reg = <0 0xe6130000 0 0x1004>;

			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 329>;

			clock-names = "fck";

			power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;

			resets = <&cpg 329>;



			status = "disabled";

		};

	};



	timer {

CRA Git | Maintained and supported by SUSTech CRA and CCSE