Commit 9d56c22a authored by Eric Anholt's avatar Eric Anholt
Browse files

ARM: bcm2835: Add devicetree for the Raspberry Pi 3. 



While this devicetree also works for booting in 32-bit mode, it's
placed in arm64 since it's a 64-bit CPU (as suggested by Arnd).

Signed-off-by: default avatarEric Anholt <eric@anholt.net>
Acked-by: Stephen Warren <swarren@wwwdotorg.org> (v1)
Signed-off-by: default avatarGerd Hoffmann <kraxel@redhat.com>
parent 2f4cd8d0

arch/arm64/boot/dts/broadcom/Makefile

+1 −0
Original line number Diff line number Diff line 
dtb-$(CONFIG_ARCH_BCM2835) += bcm2837-rpi-3-b.dtb

dtb-$(CONFIG_ARCH_BCM_IPROC) += ns2-svk.dtb

dtb-$(CONFIG_ARCH_VULCAN) += vulcan-eval.dtb

arch/arm64/boot/dts/broadcom/bcm2837-rpi-3-b.dts

0 → 100644
+29 −0
Original line number Diff line number Diff line 
/dts-v1/;

#include "bcm2837.dtsi"

#include "../../../../arm/boot/dts/bcm2835-rpi.dtsi"



/ {

	compatible = "raspberrypi,3-model-b", "brcm,bcm2837";

	model = "Raspberry Pi 3 Model B";



	memory {

		reg = <0 0x40000000>;

	};



	leds {

		act {

			gpios = <&gpio 47 0>;

		};



		pwr {

			label = "PWR";

			gpios = <&gpio 35 0>;

			default-state = "keep";

			linux,default-trigger = "default-on";

		};

	};

};



&uart1 {

	status = "okay";

};

arch/arm64/boot/dts/broadcom/bcm2837.dtsi

0 → 100644
+76 −0
Original line number Diff line number Diff line 
#include "../../../../arm/boot/dts/bcm283x.dtsi"



/ {

	compatible = "brcm,bcm2836";



	soc {

		ranges = <0x7e000000 0x3f000000 0x1000000>,

			 <0x40000000 0x40000000 0x00001000>;

		dma-ranges = <0xc0000000 0x00000000 0x3f000000>;



		local_intc: local_intc {

			compatible = "brcm,bcm2836-l1-intc";

			reg = <0x40000000 0x100>;

			interrupt-controller;

			#interrupt-cells = <1>;

			interrupt-parent = <&local_intc>;

		};

	};



	timer {

		compatible = "arm,armv7-timer";

		interrupt-parent = <&local_intc>;

		interrupts = <0>, // PHYS_SECURE_PPI

			     <1>, // PHYS_NONSECURE_PPI

			     <3>, // VIRT_PPI

			     <2>; // HYP_PPI

		always-on;

	};



	cpus: cpus {

		#address-cells = <1>;

		#size-cells = <0>;



		cpu0: cpu@0 {

			device_type = "cpu";

			compatible = "arm,cortex-a53";

			reg = <0>;

			enable-method = "spin-table";

			cpu-release-addr = <0x0 0x000000d8>;

		};



		cpu1: cpu@1 {

			device_type = "cpu";

			compatible = "arm,cortex-a53";

			reg = <1>;

			enable-method = "spin-table";

			cpu-release-addr = <0x0 0x000000e0>;

		};



		cpu2: cpu@2 {

			device_type = "cpu";

			compatible = "arm,cortex-a53";

			reg = <2>;

			enable-method = "spin-table";

			cpu-release-addr = <0x0 0x000000e8>;

		};



		cpu3: cpu@3 {

			device_type = "cpu";

			compatible = "arm,cortex-a53";

			reg = <3>;

			enable-method = "spin-table";

			cpu-release-addr = <0x0 0x000000f0>;

		};

	};

};



/* Make the BCM2835-style global interrupt controller be a child of the

 * CPU-local interrupt controller.

 */

&intc {

	compatible = "brcm,bcm2836-armctrl-ic";

	reg = <0x7e00b200 0x200>;

	interrupt-parent = <&local_intc>;

	interrupts = <8>;

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE