Commit 9d50094d authored by John Crispin's avatar John Crispin Committed by Ralf Baechle
Browse files

DT: MIPS: ralink: add MT7620A dts files 



Add a dtsi file for MT7620A SoC and a sample dts file.

Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>
Acked-by: default avatarGrant Likely <grant.likely@secretlab.ca>
Patchwork: http://patchwork.linux-mips.org/patch/5190/
parent 6fbfe90e

arch/mips/ralink/Kconfig

+4 −0
Original line number Original line Diff line number Diff line
@@ -46,6 +46,10 @@ choice 
		bool "RT3883 eval kit"

		bool "RT3883 eval kit"

		depends on SOC_RT3883

		depends on SOC_RT3883





	config DTB_MT7620A_EVAL

		bool "MT7620A eval kit"

		depends on SOC_MT7620



endchoice

endchoice





endif
 
endif

arch/mips/ralink/dts/Makefile

+1 −0
Original line number Original line Diff line number Diff line 
obj-$(CONFIG_DTB_RT2880_EVAL) := rt2880_eval.dtb.o

obj-$(CONFIG_DTB_RT2880_EVAL) := rt2880_eval.dtb.o

obj-$(CONFIG_DTB_RT305X_EVAL) := rt3052_eval.dtb.o

obj-$(CONFIG_DTB_RT305X_EVAL) := rt3052_eval.dtb.o

obj-$(CONFIG_DTB_RT3883_EVAL) := rt3883_eval.dtb.o

obj-$(CONFIG_DTB_RT3883_EVAL) := rt3883_eval.dtb.o

obj-$(CONFIG_DTB_MT7620A_EVAL) := mt7620a_eval.dtb.o

arch/mips/ralink/dts/mt7620a.dtsi

0 → 100644
+58 −0
Original line number Original line Diff line number Diff line 
/ {

	#address-cells = <1>;

	#size-cells = <1>;

	compatible = "ralink,mtk7620a-soc";



	cpus {

		cpu@0 {

			compatible = "mips,mips24KEc";

		};

	};



	cpuintc: cpuintc@0 {

		#address-cells = <0>;

		#interrupt-cells = <1>;

		interrupt-controller;

		compatible = "mti,cpu-interrupt-controller";

	};



	palmbus@10000000 {

		compatible = "palmbus";

		reg = <0x10000000 0x200000>;

                ranges = <0x0 0x10000000 0x1FFFFF>;



		#address-cells = <1>;

		#size-cells = <1>;



		sysc@0 {

			compatible = "ralink,mt7620a-sysc";

			reg = <0x0 0x100>;

		};



		intc: intc@200 {

			compatible = "ralink,mt7620a-intc", "ralink,rt2880-intc";

			reg = <0x200 0x100>;



			interrupt-controller;

			#interrupt-cells = <1>;



			interrupt-parent = <&cpuintc>;

			interrupts = <2>;

		};



		memc@300 {

			compatible = "ralink,mt7620a-memc", "ralink,rt3050-memc";

			reg = <0x300 0x100>;

		};



		uartlite@c00 {

			compatible = "ralink,mt7620a-uart", "ralink,rt2880-uart", "ns16550a";

			reg = <0xc00 0x100>;



			interrupt-parent = <&intc>;

			interrupts = <12>;



			reg-shift = <2>;

		};

	};

};

arch/mips/ralink/dts/mt7620a_eval.dts

0 → 100644
+16 −0
Original line number Original line Diff line number Diff line 
/dts-v1/;



/include/ "mt7620a.dtsi"



/ {

	compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";

	model = "Ralink MT7620A evaluation board";



	memory@0 {

		reg = <0x0 0x2000000>;

	};



	chosen {

		bootargs = "console=ttyS0,57600";

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE