Commit 9b23d95c authored by Sai Prakash Ranjan's avatar Sai Prakash Ranjan Committed by Will Deacon
Browse files

arm64: Add KRYO4XX silver CPU cores to erratum list 1530923 and 1024718 



KRYO4XX silver/LITTLE CPU cores with revision r1p0 are affected by
erratum 1530923 and 1024718, so add them to the respective list.
The variant and revision bits are implementation defined and are
different from the their Cortex CPU counterparts on which they are
based on, i.e., r1p0 is equivalent to rdpe.

Signed-off-by: default avatarSai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Link: https://lore.kernel.org/r/7013e8a3f857ca7e82863cc9e34a614293d7f80c.1593539394.git.saiprakash.ranjan@codeaurora.org


Signed-off-by: default avatarWill Deacon <will@kernel.org>
parent a9e821b8

Documentation/arm64/silicon-errata.rst

+4 −0
Original line number Diff line number Diff line
@@ -151,6 +151,10 @@ stable kernels. 
+----------------+-----------------+-----------------+-----------------------------+

| Qualcomm Tech. | Kryo4xx Gold    | N/A             | ARM64_ERRATUM_1418040       |

+----------------+-----------------+-----------------+-----------------------------+

| Qualcomm Tech. | Kryo4xx Silver  | N/A             | ARM64_ERRATUM_1530923       |

+----------------+-----------------+-----------------+-----------------------------+

| Qualcomm Tech. | Kryo4xx Silver  | N/A             | ARM64_ERRATUM_1024718       |

+----------------+-----------------+-----------------+-----------------------------+

+----------------+-----------------+-----------------+-----------------------------+

| Fujitsu        | A64FX           | E#010001        | FUJITSU_ERRATUM_010001      |

+----------------+-----------------+-----------------+-----------------------------+

arch/arm64/kernel/cpu_errata.c

+2 −0
Original line number Diff line number Diff line
@@ -769,6 +769,8 @@ static const struct midr_range erratum_speculative_at_list[] = { 
#ifdef CONFIG_ARM64_ERRATUM_1530923

	/* Cortex A55 r0p0 to r2p0 */

	MIDR_RANGE(MIDR_CORTEX_A55, 0, 0, 2, 0),

	/* Kryo4xx Silver (rdpe => r1p0) */

	MIDR_REV(MIDR_QCOM_KRYO_4XX_SILVER, 0xd, 0xe),

#endif

	{},

};

arch/arm64/kernel/cpufeature.c

+2 −0
Original line number Diff line number Diff line
@@ -1408,6 +1408,8 @@ static bool cpu_has_broken_dbm(void) 
	static const struct midr_range cpus[] = {

#ifdef CONFIG_ARM64_ERRATUM_1024718

		MIDR_RANGE(MIDR_CORTEX_A55, 0, 0, 1, 0),  // A55 r0p0 -r1p0

		/* Kryo4xx Silver (rdpe => r1p0) */

		MIDR_REV(MIDR_QCOM_KRYO_4XX_SILVER, 0xd, 0xe),

#endif

		{},

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE